Home
last modified time | relevance | path

Searched refs:SPM_CLK_CON (Results 1 – 4 of 4) sorted by relevance

/device/linaro/bootloader/arm-trusted-firmware/plat/mediatek/mt8173/drivers/spm/
Dspm_mcdi.c236 && ((mmio_read_32(SPM_CLK_CON) & CC_DISABLE_DORM_PWR) == 0)) { in spm_mcdi_cpu_wake_up_event()
240 mmio_read_32(SPM_CLK_CON)); in spm_mcdi_cpu_wake_up_event()
254 mmio_setbits_32(SPM_CLK_CON, CC_DISABLE_DORM_PWR); in spm_mcdi_cpu_wake_up_event()
255 while (mmio_read_32(SPM_CLK_CON) != in spm_mcdi_cpu_wake_up_event()
256 (mmio_read_32(SPM_CLK_CON) | CC_DISABLE_DORM_PWR)) in spm_mcdi_cpu_wake_up_event()
260 mmio_clrbits_32(SPM_CLK_CON, CC_DISABLE_DORM_PWR); in spm_mcdi_cpu_wake_up_event()
261 while (mmio_read_32(SPM_CLK_CON) != in spm_mcdi_cpu_wake_up_event()
262 (mmio_read_32(SPM_CLK_CON) & ~CC_DISABLE_DORM_PWR)) in spm_mcdi_cpu_wake_up_event()
Dspm.c111 mmio_write_32(SPM_CLK_CON, CC_SYSCLK0_EN_1 | CC_SYSCLK0_EN_0 | in spm_register_init()
169 mmio_clrsetbits_32(SPM_CLK_CON, CC_SRCLKENA_MASK_0, in spm_set_power_control()
288 mmio_clrbits_32(SPM_CLK_CON, CC_DISABLE_DORM_PWR); in spm_kick_pcm_to_run()
292 mmio_clrsetbits_32(SPM_CLK_CON, CC_LOCK_INFRA_DCM, in spm_kick_pcm_to_run()
Dspm.h59 #define SPM_CLK_CON (SPM_BASE + 0x400) macro
/device/linaro/bootloader/arm-trusted-firmware/plat/mediatek/mt6795/include/
Dspm.h60 #define SPM_CLK_CON (SPM_BASE + 0x400) macro