| /external/llvm/test/CodeGen/Hexagon/ |
| D | split-const32-const64.ll | 3 ; Check that CONST32/CONST64 instructions are 'not' generated when
13 ; CHECK-NOT: CONST32
|
| D | struct_args_large.ll | 3 ; CHECK: r[[T0:[0-9]+]] = CONST32(#s2)
|
| /external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/Hexagon/ |
| D | split-const32-const64.ll | 3 ; Check that CONST32/CONST64 instructions are 'not' generated when the
12 ; CHECK-NOT: CONST32
|
| D | struct_args_large.ll | 3 ; CHECK: r[[T0:[0-9]+]] = CONST32(#s2)
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Hexagon/ |
| D | HexagonSplitConst32AndConst64.cpp | 79 if (Opc == Hexagon::CONST32) { in runOnMachineFunction()
|
| D | HexagonPseudo.td | 66 def CONST32 : CONSTLDInst<(outs IntRegs:$Rd), (ins i32imm:$v),
67 "$Rd = CONST32(#$v)", []>;
|
| D | HexagonBitTracker.cpp | 205 case CONST32: in evaluate()
317 case CONST32: in evaluate()
|
| D | HexagonISelLowering.h | 37 CONST32 = OP_BEGIN, enumerator
|
| D | HexagonISelLowering.cpp | 1022 return DAG.getNode(HexagonISD::CONST32, dl, PtrVT, GA); in LowerGLOBALADDRESS()
1120 SDValue Sym = DAG.getNode(HexagonISD::CONST32, dl, PtrVT, TGA); in LowerToTLSInitialExecModel()
1156 SDValue Sym = DAG.getNode(HexagonISD::CONST32, dl, PtrVT, TGA); in LowerToTLSLocalExecModel()
1181 SDValue Sym = DAG.getNode(HexagonISD::CONST32, dl, PtrVT, TGA); in LowerToTLSGeneralDynamicModel()
1706 case HexagonISD::CONST32: return "HexagonISD::CONST32"; in getTargetNodeName()
|
| D | HexagonISelDAGToDAG.cpp | 1380 if (!UseGP && GAOpc != HexagonISD::CONST32) in SelectGlobalAddress()
1400 case HexagonISD::CONST32: in SelectGlobalAddress()
1850 return V.getOpcode() == HexagonISD::CONST32 || in isTargetConstant()
|
| D | HexagonAsmPrinter.cpp | 352 case Hexagon::CONST32: in HexagonProcessInstruction()
|
| D | HexagonConstPropagation.cpp | 1971 case Hexagon::CONST32: in evaluate()
2327 case Hexagon::CONST32: in rewrite()
|
| D | HexagonHardwareLoops.cpp | 1523 case Hexagon::CONST32: in checkForImmediate()
|
| D | HexagonBitSimplify.cpp | 1405 case Hexagon::CONST32: in isTfrConst()
|
| D | HexagonPatterns.td | 313 def HexagonCONST32: SDNode<"HexagonISD::CONST32", SDTHexagonCONST32>;
|
| /external/llvm/lib/Target/Hexagon/ |
| D | HexagonISelLowering.h | 32 CONST32 = OP_BEGIN, enumerator
|
| D | HexagonInstrInfoV5.td | 76 "$dst = CONST32(#$global)",
89 "$dst = CONST32(#$src1)",
97 // Make sure that complexity is more than the CONST32 pattern in
|
| D | HexagonAsmPrinter.cpp | 297 case Hexagon::CONST32: in HexagonProcessInstruction()
|
| D | HexagonISelDAGToDAG.cpp | 1422 if (!UseGP && GAOpc != HexagonISD::CONST32) in SelectGlobalAddress()
1437 case HexagonISD::CONST32: in SelectGlobalAddress()
|
| D | HexagonISelLowering.cpp | 1502 return DAG.getNode(HexagonISD::CONST32, dl, PtrVT, GA); in LowerGLOBALADDRESS()
1601 SDValue Sym = DAG.getNode(HexagonISD::CONST32, dl, PtrVT, TGA); in LowerToTLSInitialExecModel()
1638 SDValue Sym = DAG.getNode(HexagonISD::CONST32, dl, PtrVT, TGA); in LowerToTLSLocalExecModel()
1663 SDValue Sym = DAG.getNode(HexagonISD::CONST32, dl, PtrVT, TGA); in LowerToTLSGeneralDynamicModel()
2204 case HexagonISD::CONST32: return "HexagonISD::CONST32"; in getTargetNodeName()
|
| D | HexagonBitTracker.cpp | 248 case CONST32: in evaluate()
|
| D | HexagonInstrInfo.td | 4718 def HexagonCONST32 : SDNode<"HexagonISD::CONST32", SDTHexagonCONST32>;
4785 def CONST32 : CONSTLDInst<(outs IntRegs:$dst), (ins globaladdress:$global),
4786 "$dst = CONST32(#$global)",
4792 "$dst = CONST32(#$global)",
4795 // Map TLS addressses to a CONST32 instruction
|
| D | HexagonInstrInfoV4.td | 3635 // Map from "i1 = constant<-1>; memw(CONST32(#foo)) = i1"
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Hexagon/AsmParser/ |
| D | HexagonAsmParser.cpp | 1441 case Hexagon::CONST32: in processInstruction()
|
| /external/llvm/lib/Target/Hexagon/AsmParser/ |
| D | HexagonAsmParser.cpp | 1660 case Hexagon::CONST32: in processInstruction()
|