| /external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AArch64/ |
| D | cond-sel-value-prop.ll | 50 ; CSINC to materialize the 1.
|
| D | arm64-early-ifcvt.ll | 396 ; This function from 175.vpr folds an ADDWri into a CSINC.
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64ISelLowering.h | 47 CSINC, // Conditional select increment. enumerator
|
| D | AArch64SchedCyclone.td | 145 // CSEL,CSINC,CSINV,CSNEG
|
| D | AArch64SchedKryoDetails.td | 550 (instregex "(CSINC|CSNEG)(W|X)r")>;
|
| D | AArch64ISelLowering.cpp | 846 case AArch64ISD::CSINC: return "AArch64ISD::CSINC"; in getTargetNodeName()
4005 Opcode = AArch64ISD::CSINC; in LowerSELECT_CC()
4013 Opcode = AArch64ISD::CSINC; in LowerSELECT_CC()
|
| D | AArch64InstrInfo.td | 175 def AArch64csinc : SDNode<"AArch64ISD::CSINC", SDT_AArch64CSel>;
1115 defm CSINC : CondSelectOp<0, 0b01, "csinc", inc>;
|
| /external/pcre/dist2/src/sljit/ |
| D | sljitNativeARM_64.c | 85 #define CSINC 0x9a800400 macro
1753 FAIL_IF(push_inst(compiler, CSINC | (cc << 12) | RD(dst_r) | RN(TMP_ZERO) | RM(TMP_ZERO))); in sljit_emit_op_flags()
1778 FAIL_IF(push_inst(compiler, CSINC | (cc << 12) | RD(TMP_REG2) | RN(TMP_ZERO) | RM(TMP_ZERO))); in sljit_emit_op_flags()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/ |
| D | AArch64ISelLowering.h | 47 CSINC, // Conditional select increment. enumerator
|
| D | AArch64SchedThunderX2T99.td | 433 "CSINC(W|X)r", "CSINV(W|X)r",
455 "CSINC(W|X)r", "CSINV(W|X)r",
474 "CSINC(W|X)r", "CSINV(W|X)r",
|
| D | AArch64SchedCyclone.td | 147 // CSEL,CSINC,CSINV,CSNEG
|
| D | AArch64SchedFalkorDetails.td | 895 def : InstRW<[FalkorWr_1XYZ_1cyc], (instregex "^(CSEL|CSINC|CSINV|CSNEG)(W|X)r$")>;
|
| D | AArch64SchedKryoDetails.td | 550 (instregex "(CSINC|CSNEG)(W|X)r")>;
|
| D | AArch64ISelLowering.cpp | 1097 case AArch64ISD::CSINC: return "AArch64ISD::CSINC"; in getTargetNodeName()
4649 Opcode = AArch64ISD::CSINC; in LowerSELECT_CC()
4657 Opcode = AArch64ISD::CSINC; in LowerSELECT_CC()
|
| D | AArch64InstrInfo.td | 206 def AArch64csinc : SDNode<"AArch64ISD::CSINC", SDT_AArch64CSel>;
1311 defm CSINC : CondSelectOp<0, 0b01, "csinc", inc>;
|
| /external/llvm/test/CodeGen/AArch64/ |
| D | arm64-early-ifcvt.ll | 396 ; This function from 175.vpr folds an ADDWri into a CSINC.
|
| /external/v8/src/arm64/ |
| D | constants-arm64.h | 1008 CSINC = CSINC_w, enumerator
|
| D | assembler-arm64.cc | 1358 ConditionalSelect(rd, rn, rm, cond, CSINC); in csinc()
|
| /external/vixl/src/aarch64/ |
| D | constants-aarch64.h | 1160 CSINC = CSINC_w, enumerator
|
| D | assembler-aarch64.cc | 717 ConditionalSelect(rd, rn, rm, cond, CSINC); in csinc()
|
| /external/vixl/doc/aarch64/ |
| D | supported-instructions-aarch64.md | 387 ### CSINC ### subsection
|
| /external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/AArch64/ |
| D | AArch64GenDAGISel.inc | 30451 /* 58283*/ /*SwitchOpcode*/ 45, TARGET_VAL(AArch64ISD::CSINC),// ->58331
|