Searched refs:DPCD_TRAINING_PATTERN_SET (Results 1 – 4 of 4) sorted by relevance
| /external/u-boot/drivers/video/exynos/ |
| D | exynos_dp.c | 311 ret = exynos_dp_write_bytes_to_dpcd(regs, DPCD_TRAINING_PATTERN_SET, in exynos_dp_link_start()
327 ret = exynos_dp_write_byte_to_dpcd(regs, DPCD_TRAINING_PATTERN_SET, in exynos_dp_training_pattern_dis()
535 DPCD_TRAINING_PATTERN_SET, 5, buf); in exynos_dp_process_clock_recovery()
776 DPCD_TRAINING_PATTERN_SET, &data); in exynos_dp_enable_scramble()
777 exynos_dp_write_byte_to_dpcd(regs, DPCD_TRAINING_PATTERN_SET, in exynos_dp_enable_scramble()
782 DPCD_TRAINING_PATTERN_SET, &data); in exynos_dp_enable_scramble()
783 exynos_dp_write_byte_to_dpcd(regs, DPCD_TRAINING_PATTERN_SET, in exynos_dp_enable_scramble()
|
| /external/u-boot/drivers/video/rockchip/ |
| D | rk_edp.c | 470 ret = rk_edp_dpcd_write(regs, DPCD_TRAINING_PATTERN_SET, &value, 1); in rk_edp_link_train_cr()
550 ret = rk_edp_dpcd_write(regs, DPCD_TRAINING_PATTERN_SET, &value, 1); in rk_edp_link_train_ce()
|
| /external/u-boot/arch/arm/include/asm/arch-rockchip/ |
| D | edp_rk3288.h | 461 #define DPCD_TRAINING_PATTERN_SET (0x0102) macro
|
| /external/u-boot/arch/arm/mach-exynos/include/mach/ |
| D | dp.h | 622 #define DPCD_TRAINING_PATTERN_SET (0x0102) macro
|