Home
last modified time | relevance | path

Searched refs:INSERT_SUBVECTOR (Results 1 – 25 of 37) sorted by relevance

12

/external/swiftshader/third_party/LLVM/include/llvm/CodeGen/
DISDOpcodes.h278 INSERT_SUBVECTOR, enumerator
/external/llvm/lib/Target/X86/
DX86IntrinsicsInfo.h749 ISD::INSERT_SUBVECTOR, 0),
751 ISD::INSERT_SUBVECTOR, 0),
753 ISD::INSERT_SUBVECTOR, 0),
755 ISD::INSERT_SUBVECTOR, 0),
757 ISD::INSERT_SUBVECTOR, 0),
759 ISD::INSERT_SUBVECTOR, 0),
761 ISD::INSERT_SUBVECTOR, 0),
763 ISD::INSERT_SUBVECTOR, 0),
765 ISD::INSERT_SUBVECTOR, 0),
767 ISD::INSERT_SUBVECTOR, 0),
[all …]
DX86ISelLowering.cpp662 setOperationAction(ISD::INSERT_SUBVECTOR, VT,Expand); in X86TargetLowering()
1111 setOperationAction(ISD::INSERT_SUBVECTOR, VT, Custom); in X86TargetLowering()
1301 setOperationAction(ISD::INSERT_SUBVECTOR, MVT::v16i1, Custom); in X86TargetLowering()
1401 setOperationAction(ISD::INSERT_SUBVECTOR, VT, Custom); in X86TargetLowering()
1436 setOperationAction(ISD::INSERT_SUBVECTOR, MVT::v32i1, Custom); in X86TargetLowering()
1437 setOperationAction(ISD::INSERT_SUBVECTOR, MVT::v64i1, Custom); in X86TargetLowering()
1438 setOperationAction(ISD::INSERT_SUBVECTOR, MVT::v32i16, Custom); in X86TargetLowering()
1439 setOperationAction(ISD::INSERT_SUBVECTOR, MVT::v64i8, Custom); in X86TargetLowering()
1540 setOperationAction(ISD::INSERT_SUBVECTOR, MVT::v8i1, Custom); in X86TargetLowering()
1541 setOperationAction(ISD::INSERT_SUBVECTOR, MVT::v4i1, Custom); in X86TargetLowering()
[all …]
/external/llvm/include/llvm/CodeGen/
DISDOpcodes.h294 INSERT_SUBVECTOR, enumerator
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/
DISDOpcodes.h329 INSERT_SUBVECTOR, enumerator
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/
DX86ISelLowering.cpp694 setOperationAction(ISD::INSERT_SUBVECTOR, VT,Expand); in X86TargetLowering()
1152 setOperationAction(ISD::INSERT_SUBVECTOR, VT, Legal); in X86TargetLowering()
1238 setOperationAction(ISD::INSERT_SUBVECTOR, MVT::v2i1, Custom); in X86TargetLowering()
1239 setOperationAction(ISD::INSERT_SUBVECTOR, MVT::v4i1, Custom); in X86TargetLowering()
1240 setOperationAction(ISD::INSERT_SUBVECTOR, MVT::v8i1, Custom); in X86TargetLowering()
1241 setOperationAction(ISD::INSERT_SUBVECTOR, MVT::v16i1, Custom); in X86TargetLowering()
1404 setOperationAction(ISD::INSERT_SUBVECTOR, VT, Legal); in X86TargetLowering()
1505 setOperationAction(ISD::INSERT_SUBVECTOR, MVT::v32i1, Custom); in X86TargetLowering()
1506 setOperationAction(ISD::INSERT_SUBVECTOR, MVT::v64i1, Custom); in X86TargetLowering()
1536 setOperationAction(ISD::INSERT_SUBVECTOR, MVT::v32i16, Legal); in X86TargetLowering()
[all …]
DX86ISelDAGToDAG.cpp619 if (Root->getOpcode() == ISD::INSERT_SUBVECTOR && in IsProfitableToFold()
/external/llvm/lib/CodeGen/SelectionDAG/
DSelectionDAGDumper.cpp221 case ISD::INSERT_SUBVECTOR: return "insert_subvector"; in getOperationName()
DLegalizeVectorTypes.cpp598 case ISD::INSERT_SUBVECTOR: SplitVecRes_INSERT_SUBVECTOR(N, Lo, Hi); break; in SplitVectorResult()
869 Lo = DAG.getNode(ISD::INSERT_SUBVECTOR, dl, LoVT, Lo, SubVec, Idx); in SplitVecRes_INSERT_SUBVECTOR()
3154 ISD::INSERT_SUBVECTOR, DL, FixedVT, DAG.getUNDEF(FixedVT), InOp, in WidenVecOp_EXTEND()
DDAGCombiner.cpp1437 case ISD::INSERT_SUBVECTOR: return visitINSERT_SUBVECTOR(N); in visit()
13217 if (V->getOpcode() == ISD::INSERT_SUBVECTOR) { in visitEXTRACT_SUBVECTOR()
13286 case ISD::INSERT_SUBVECTOR: { in simplifyShuffleOperandRecursively()
13311 V = DAG.getNode(ISD::INSERT_SUBVECTOR, DL, VT, in simplifyShuffleOperandRecursively()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Hexagon/
DHexagonISelLoweringHVX.cpp98 setOperationAction(ISD::INSERT_SUBVECTOR, T, Custom); in initializeHVXLowering()
189 setOperationAction(ISD::INSERT_SUBVECTOR, BoolV, Custom); in initializeHVXLowering()
1484 case ISD::INSERT_SUBVECTOR: return LowerHvxInsertSubvector(Op, DAG); in LowerHvxOperation()
DHexagonISelLowering.cpp1434 ISD::EXTRACT_SUBVECTOR, ISD::INSERT_SUBVECTOR, in HexagonTargetLowering()
1479 setOperationAction(ISD::INSERT_SUBVECTOR, NativeVT, Custom); in HexagonTargetLowering()
2798 case ISD::INSERT_SUBVECTOR: return LowerINSERT_SUBVECTOR(Op, DAG); in LowerOperation()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/SelectionDAG/
DSelectionDAGDumper.cpp262 case ISD::INSERT_SUBVECTOR: return "insert_subvector"; in getOperationName()
DLegalizeVectorTypes.cpp655 case ISD::INSERT_SUBVECTOR: SplitVecRes_INSERT_SUBVECTOR(N, Lo, Hi); break; in SplitVectorResult()
944 Lo = DAG.getNode(ISD::INSERT_SUBVECTOR, dl, LoVT, Lo, SubVec, Idx); in SplitVecRes_INSERT_SUBVECTOR()
3483 ISD::INSERT_SUBVECTOR, DL, FixedVT, DAG.getUNDEF(FixedVT), InOp, in WidenVecOp_EXTEND()
DDAGCombiner.cpp1592 case ISD::INSERT_SUBVECTOR: return visitINSERT_SUBVECTOR(N); in visit()
15615 VecIn2 = DAG.getNode(ISD::INSERT_SUBVECTOR, DL, InVT1, in createBuildVecShuffle()
16492 if (V->getOpcode() == ISD::INSERT_SUBVECTOR) { in visitEXTRACT_SUBVECTOR()
17327 if (N0.hasOneUse() && N0->getOpcode() == ISD::INSERT_SUBVECTOR) in visitINSERT_SUBVECTOR()
17329 return DAG.getNode(ISD::INSERT_SUBVECTOR, SDLoc(N), VT, NN0, N1, N2); in visitINSERT_SUBVECTOR()
17363 SDValue NewINSERT = DAG.getNode(ISD::INSERT_SUBVECTOR, SDLoc(N), in visitINSERT_SUBVECTOR()
17372 if (N0.getOpcode() == ISD::INSERT_SUBVECTOR && in visitINSERT_SUBVECTOR()
17375 return DAG.getNode(ISD::INSERT_SUBVECTOR, SDLoc(N), VT, N0.getOperand(0), in visitINSERT_SUBVECTOR()
17387 if (N0.getOpcode() == ISD::INSERT_SUBVECTOR && N0.hasOneUse() && in visitINSERT_SUBVECTOR()
17393 SDValue NewOp = DAG.getNode(ISD::INSERT_SUBVECTOR, SDLoc(N), VT, in visitINSERT_SUBVECTOR()
[all …]
DSelectionDAG.cpp2334 case ISD::INSERT_SUBVECTOR: { in computeKnownBits()
4730 if (N1.getOpcode() == ISD::INSERT_SUBVECTOR && N2 == N1.getOperand(2) && in getNode()
4947 case ISD::INSERT_SUBVECTOR: { in getNode()
/external/llvm/lib/Target/Hexagon/
DHexagonISelLowering.cpp1955 ISD::EXTRACT_SUBVECTOR, ISD::INSERT_SUBVECTOR, in HexagonTargetLowering()
1982 setOperationAction(ISD::INSERT_SUBVECTOR, NativeVT, Custom); in HexagonTargetLowering()
2771 case ISD::INSERT_SUBVECTOR: return LowerINSERT_VECTOR(Op, DAG); in LowerOperation()
/external/swiftshader/third_party/LLVM/include/llvm/Target/
DTargetSelectionDAG.td471 def insert_subvector : SDNode<"ISD::INSERT_SUBVECTOR", SDTSubVecInsert, []>;
/external/swiftshader/third_party/LLVM/lib/Target/X86/
DX86ISelLowering.cpp144 Result = DAG.getNode(ISD::INSERT_SUBVECTOR, dl, ResultVT, Result, Vec, in Insert128BitVector()
703 setOperationAction(ISD::INSERT_SUBVECTOR,(MVT::SimpleValueType)VT,Expand); in X86TargetLowering()
1073 setOperationAction(ISD::INSERT_SUBVECTOR, SVT, Custom); in X86TargetLowering()
6454 V.getOpcode() == ISD::INSERT_SUBVECTOR && in isVectorBroadcast()
10400 case ISD::INSERT_SUBVECTOR: return LowerINSERT_SUBVECTOR(Op, DAG); in LowerOperation()
13305 N->getOpcode() == ISD::INSERT_SUBVECTOR) { in CanFoldXORWithAllOnes()
13309 if (V1.getOpcode() == ISD::INSERT_SUBVECTOR && in CanFoldXORWithAllOnes()
/external/llvm/include/llvm/Target/
DTargetSelectionDAG.td565 def insert_subvector : SDNode<"ISD::INSERT_SUBVECTOR", SDTSubVecInsert, []>;
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/Target/
DTargetSelectionDAG.td549 def insert_subvector : SDNode<"ISD::INSERT_SUBVECTOR", SDTSubVecInsert, []>;
/external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/
DSelectionDAG.cpp3146 case ISD::INSERT_SUBVECTOR: { in getNode()
6011 case ISD::INSERT_SUBVECTOR: return "insert_subvector"; in getOperationName()
/external/llvm/lib/Target/AMDGPU/
DSIISelLowering.cpp148 case ISD::INSERT_SUBVECTOR: in SITargetLowering()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/
DAArch64ISelDAGToDAG.cpp475 if (SV.getOpcode() != ISD::INSERT_SUBVECTOR) in checkHighLaneIndex()
/external/llvm/lib/Target/AArch64/
DAArch64ISelDAGToDAG.cpp425 if (SV.getOpcode() != ISD::INSERT_SUBVECTOR) in checkHighLaneIndex()

12