| /external/swiftshader/third_party/llvm-7.0/llvm/tools/llvm-mca/ |
| D | DispatchStage.h | 61 bool checkRCU(const InstRef &IR);
62 bool checkPRF(const InstRef &IR);
63 bool checkScheduler(const InstRef &IR);
64 void dispatch(InstRef IR);
67 void notifyInstructionDispatched(const InstRef &IR,
74 bool canDispatch(const InstRef &IR) { in canDispatch()
97 virtual bool execute(InstRef &IR) override final;
98 void notifyDispatchStall(const InstRef &IR, unsigned EventType);
|
| D | ExecuteStage.cpp | 39 SmallVector<InstRef, 4> InstructionIDs; in updateSchedulerQueues()
41 for (const InstRef &IR : InstructionIDs) in updateSchedulerQueues()
46 for (const InstRef &IR : InstructionIDs) in updateSchedulerQueues()
52 SmallVector<InstRef, 4> InstructionIDs; in issueReadyInstructions()
53 InstRef IR = HWS.select(); in issueReadyInstructions()
71 for (const InstRef &I : InstructionIDs) in issueReadyInstructions()
99 bool ExecuteStage::execute(InstRef &IR) { in execute()
154 void ExecuteStage::notifyInstructionExecuted(const InstRef &IR) { in notifyInstructionExecuted()
162 void ExecuteStage::notifyInstructionReady(const InstRef &IR) { in notifyInstructionReady()
176 const InstRef &IR, ArrayRef<std::pair<ResourceRef, double>> Used) { in notifyInstructionIssued()
|
| D | HWEventListener.h | 51 HWInstructionEvent(unsigned type, const InstRef &Inst) in HWInstructionEvent()
58 const InstRef &IR;
64 HWInstructionIssuedEvent(const InstRef &IR, in HWInstructionIssuedEvent()
73 HWInstructionDispatchedEvent(const InstRef &IR, llvm::ArrayRef<unsigned> Regs) in HWInstructionDispatchedEvent()
83 HWInstructionRetiredEvent(const InstRef &IR, llvm::ArrayRef<unsigned> Regs) in HWInstructionRetiredEvent()
108 HWStallEvent(unsigned type, const InstRef &Inst) : Type(type), IR(Inst) {} in HWStallEvent()
114 const InstRef &IR;
|
| D | Scheduler.h | 419 InstRef &IR,
435 bool canBeDispatched(const InstRef &IR,
439 bool isReady(const InstRef &IR) const { return LSU->isReady(IR); } in isReady()
444 issueInstruction(InstRef &IR,
452 bool issueImmediately(InstRef &IR);
472 void promoteToReadyQueue(llvm::SmallVectorImpl<InstRef> &Ready);
475 void updatePendingQueue(llvm::SmallVectorImpl<InstRef> &Ready);
478 void updateIssuedQueue(llvm::SmallVectorImpl<InstRef> &Executed);
482 void onInstructionExecuted(const InstRef &IR);
493 bool reserveResources(InstRef &IR);
[all …]
|
| D | DispatchStage.cpp | 30 void DispatchStage::notifyInstructionDispatched(const InstRef &IR, in notifyInstructionDispatched()
36 bool DispatchStage::checkPRF(const InstRef &IR) { in checkPRF()
53 bool DispatchStage::checkRCU(const InstRef &IR) { in checkRCU()
62 bool DispatchStage::checkScheduler(const InstRef &IR) { in checkScheduler()
90 void DispatchStage::dispatch(InstRef IR) { in dispatch()
139 bool DispatchStage::execute(InstRef &IR) { in execute()
|
| D | LSUnit.h | 23 class InstRef; variable
132 bool reserve(const InstRef &IR);
141 bool isReady(const InstRef &IR) const;
142 void onInstructionExecuted(const InstRef &IR);
|
| D | ExecuteStage.h | 49 virtual bool execute(InstRef &IR) override final;
52 notifyInstructionIssued(const InstRef &IR,
54 void notifyInstructionExecuted(const InstRef &IR);
55 void notifyInstructionReady(const InstRef &IR);
|
| D | Scheduler.cpp | 236 bool Scheduler::canBeDispatched(const InstRef &IR, in canBeDispatched()
261 InstRef &IR, in issueInstructionImpl()
280 InstRef &IR, in issueInstruction()
287 void Scheduler::promoteToReadyQueue(SmallVectorImpl<InstRef> &Ready) { in promoteToReadyQueue()
314 InstRef Scheduler::select() { in select()
342 InstRef IR(It->first, It->second); in select()
347 void Scheduler::updatePendingQueue(SmallVectorImpl<InstRef> &Ready) { in updatePendingQueue()
355 void Scheduler::updateIssuedQueue(SmallVectorImpl<InstRef> &Executed) { in updateIssuedQueue()
373 void Scheduler::onInstructionExecuted(const InstRef &IR) { in onInstructionExecuted()
381 bool Scheduler::reserveResources(InstRef &IR) { in reserveResources()
[all …]
|
| D | LSUnit.cpp | 54 bool LSUnit::reserve(const InstRef &IR) { in reserve()
76 bool LSUnit::isReady(const InstRef &IR) const { in isReady()
121 void LSUnit::onInstructionExecuted(const InstRef &IR) { in onInstructionExecuted()
|
| D | RetireStage.h | 41 virtual bool execute(InstRef &IR) override final { return true; } in execute()
42 void notifyInstructionRetired(const InstRef &IR);
|
| D | RetireControlUnit.h | 52 InstRef IR;
80 unsigned reserveSlot(const InstRef &IS, unsigned NumMicroOps);
|
| D | FetchStage.cpp | 22 bool FetchStage::execute(InstRef &IR) { in execute()
27 IR = InstRef(SR.first, I.get()); in execute()
|
| D | Stage.h | 24 class InstRef; variable
63 virtual bool execute(InstRef &IR) = 0;
|
| D | Pipeline.cpp | 43 bool Pipeline::executeStages(InstRef &IR) { in executeStages()
71 InstRef IR; in runCycle()
|
| D | Instruction.h | 377 class InstRef : public std::pair<unsigned, Instruction *> {
379 InstRef() : std::pair<unsigned, Instruction *>(0, nullptr) {} in InstRef() function
380 InstRef(unsigned Index, Instruction *I) in InstRef() function
396 inline llvm::raw_ostream &operator<<(llvm::raw_ostream &OS, const InstRef &IR) {
|
| D | InstructionTables.h | 39 bool execute(InstRef &IR) override final;
|
| D | FetchStage.h | 38 bool execute(InstRef &IR) override final;
|
| D | Pipeline.h | 63 bool executeStages(InstRef &IR);
|
| D | RetireStage.cpp | 45 void RetireStage::notifyInstructionRetired(const InstRef &IR) { in notifyInstructionRetired()
|
| D | RetireControlUnit.cpp | 42 unsigned RetireControlUnit::reserveSlot(const InstRef &IR, in reserveSlot()
|
| D | InstructionTables.cpp | 24 bool InstructionTables::execute(InstRef &IR) { in execute()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Transforms/Vectorize/ |
| D | VPlanHCFGBuilder.cpp | 192 for (Instruction &InstRef : *BB) { in createVPInstructionsForVPBB()
193 Instruction *Inst = &InstRef; in createVPInstructionsForVPBB()
|
| /external/swiftshader/third_party/subzero/src/ |
| D | IceCfg.cpp | 710 for (auto &InstRef : Insts) { in findLoopInvariantInstructions() local
711 auto &Inst = InstRef.get(); in findLoopInvariantInstructions()
|