/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/GlobalISel/ |
D | LegalizerInfo.h | 1120 static const int LastOp = TargetOpcode::PRE_ISEL_GENERIC_OPCODE_END; variable 1124 SmallVector<TypeMap, 1> SpecifiedActions[LastOp - FirstOp + 1]; 1126 ScalarSizeChangeStrategies[LastOp - FirstOp + 1]; 1128 VectorElementSizeChangeStrategies[LastOp - FirstOp + 1]; 1132 SmallVector<SizeAndActionsVec, 1> ScalarActions[LastOp - FirstOp + 1]; 1133 SmallVector<SizeAndActionsVec, 1> ScalarInVectorActions[LastOp - FirstOp + 1]; 1135 AddrSpace2PointerActions[LastOp - FirstOp + 1]; 1137 NumElements2Actions[LastOp - FirstOp + 1]; 1139 LegalizeRuleSet RulesForOpcode[LastOp - FirstOp + 1];
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/GlobalISel/ |
D | LegalizerInfo.cpp | 147 for (unsigned OpcodeIdx = 0; OpcodeIdx <= LastOp - FirstOp; ++OpcodeIdx) { in computeTables() 266 assert(Opcode >= FirstOp && Opcode <= LastOp && "Unsupported opcode"); in getOpcodeIdxForOpcode() 316 assert(OpcodeTo >= FirstOp && OpcodeTo <= LastOp && "Unsupported opcode"); in aliasActionDefinitions() 482 if (Aspect.Opcode < FirstOp || Aspect.Opcode > LastOp) in findScalarLegalAction() 513 if (Aspect.Opcode < FirstOp || Aspect.Opcode > LastOp) in findVectorLegalAction() 547 for (unsigned Opcode = FirstOp; Opcode <= LastOp; ++Opcode) { in verify()
|
/external/tensorflow/tensorflow/cc/framework/ |
D | scope_test.cc | 78 string LastOp(const Scope& scope) { return scope.GetUniqueNameForOp("Last"); } in LastOp() function 84 return {c1, c2, LastOp(cop_scopes.last)}; in AnotherCompositeOp()
|
/external/llvm/lib/Target/AMDGPU/ |
D | R600Packetizer.cpp | 225 unsigned LastOp = TII->getOperandIdx(MI->getOpcode(), AMDGPU::OpName::last); in setIsLastBit() local 226 MI->getOperand(LastOp).setImm(Bit); in setIsLastBit()
|
D | SIInstrInfo.cpp | 46 SDValue LastOp = Load->getOperand(getNumOperandsNoGlue(Load) - 1); in findChainOperand() local 47 assert(LastOp.getValueType() == MVT::Other && "Chain missing from load node"); in findChainOperand() 48 return LastOp; in findChainOperand()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/ |
D | R600Packetizer.cpp | 223 unsigned LastOp = TII->getOperandIdx(MI->getOpcode(), R600::OpName::last); in setIsLastBit() local 224 MI->getOperand(LastOp).setImm(Bit); in setIsLastBit()
|
D | SIInstrInfo.cpp | 103 SDValue LastOp = Load->getOperand(getNumOperandsNoGlue(Load) - 1); in findChainOperand() local 104 assert(LastOp.getValueType() == MVT::Other && "Chain missing from load node"); in findChainOperand() 105 return LastOp; in findChainOperand()
|
/external/swiftshader/third_party/LLVM/lib/Target/ARM/ |
D | ARMLoadStoreOptimizer.cpp | 1601 MachineInstr *LastOp = 0; in RescheduleOps() local 1615 LastOp = Op; in RescheduleOps() 1649 DoMove = IsSafeAndProfitableToMove(isLd, Base, FirstOp, LastOp, in RescheduleOps() 1656 MachineBasicBlock::iterator InsertPos = isLd ? FirstOp : LastOp; in RescheduleOps()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/ |
D | ARMLoadStoreOptimizer.cpp | 2191 MachineInstr *LastOp = nullptr; in RescheduleOps() local 2229 LastOp = Op; in RescheduleOps() 2247 DoMove = IsSafeAndProfitableToMove(isLd, Base, FirstOp, LastOp, in RescheduleOps() 2254 MachineBasicBlock::iterator InsertPos = isLd ? FirstOp : LastOp; in RescheduleOps()
|
/external/llvm/lib/Target/ARM/ |
D | ARMLoadStoreOptimizer.cpp | 2152 MachineInstr *LastOp = nullptr; in RescheduleOps() local 2166 LastOp = Op; in RescheduleOps() 2201 DoMove = IsSafeAndProfitableToMove(isLd, Base, FirstOp, LastOp, in RescheduleOps() 2208 MachineBasicBlock::iterator InsertPos = isLd ? FirstOp : LastOp; in RescheduleOps()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/AsmParser/ |
D | ARMAsmParser.cpp | 5795 const ARMOperand *LastOp = &Op5; in tryConvertingToTwoOperandForm() local 5802 LastOp = &Op4; in tryConvertingToTwoOperandForm() 5812 LastOp->isReg()) in tryConvertingToTwoOperandForm() 5817 if ((Mnemonic == "add" || Mnemonic == "sub") && LastOp->isImm0_7()) in tryConvertingToTwoOperandForm()
|
/external/llvm/lib/Target/ARM/AsmParser/ |
D | ARMAsmParser.cpp | 5586 const ARMOperand *LastOp = &Op5; in tryConvertingToTwoOperandForm() local 5593 LastOp = &Op4; in tryConvertingToTwoOperandForm() 5603 LastOp->isReg()) in tryConvertingToTwoOperandForm() 5608 if ((Mnemonic == "add" || Mnemonic == "sub") && LastOp->isImm0_7()) in tryConvertingToTwoOperandForm()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Analysis/ |
D | ScalarEvolution.cpp | 2449 const auto *LastOp = Mul->getOperand(Mul->getNumOperands() - 1); in getAddExpr() local 2450 if (const auto *T = dyn_cast<SCEVTruncateExpr>(LastOp)) in getAddExpr()
|