Home
last modified time | relevance | path

Searched refs:MRMInitReg (Results 1 – 9 of 9) sorted by relevance

/external/swiftshader/third_party/LLVM/lib/Target/X86/MCTargetDesc/
DX86BaseInfo.h224 MRMInitReg = 32, enumerator
467 case X86II::MRMInitReg: assert(0 && "FIXME: Remove this form"); in getMemoryOperandNo()
DX86MCCodeEmitter.cpp498 case X86II::MRMInitReg: assert(0 && "FIXME: Remove this!"); in EmitVEXOpcodePrefix()
650 case X86II::MRMInitReg: assert(0 && "FIXME: Remove this!"); in DetermineREXPrefix()
888 case X86II::MRMInitReg: in EncodeInstruction()
/external/swiftshader/third_party/LLVM/utils/TableGen/
DX86RecognizableInstr.cpp55 MRMInitReg = 32, enumerator
370 if (Form == X86Local::MRMInitReg) in filter()
777 case X86Local::MRMInitReg: in emitInstructionSpecifier()
/external/swiftshader/third_party/LLVM/lib/Target/X86/
DX86CodeEmitter.cpp176 case X86II::MRMInitReg: in determineREX()
976 case X86II::MRMInitReg: in emitInstruction()
DX86InstrCompiler.td161 def MOV8r0 : I<0x30, MRMInitReg, (outs GR8 :$dst), (ins), "",
169 def MOV16r0 : I<0x31, MRMInitReg, (outs GR16:$dst), (ins),
174 def MOV32r0 : I<0x31, MRMInitReg, (outs GR32:$dst), (ins), "",
186 def MOV64r0 : I<0x31, MRMInitReg, (outs GR64:$dst), (ins), "",
204 def SETB_C8r : I<0x18, MRMInitReg, (outs GR8:$dst), (ins), "",
206 def SETB_C16r : I<0x19, MRMInitReg, (outs GR16:$dst), (ins), "",
209 def SETB_C32r : I<0x19, MRMInitReg, (outs GR32:$dst), (ins), "",
211 def SETB_C64r : RI<0x19, MRMInitReg, (outs GR64:$dst), (ins), "",
DX86InstrFormats.td31 def MRMInitReg : Format<32>;
DX86InstrSSE.td282 def AVX_SET0PSY : PSI<0x57, MRMInitReg, (outs VR256:$dst), (ins), "",
284 def AVX_SET0PDY : PDI<0x57, MRMInitReg, (outs VR256:$dst), (ins), "",
306 def V_SETALLONES : PDI<0x76, MRMInitReg, (outs VR128:$dst), (ins), "",
310 def AVX_SETALLONES : PDI<0x76, MRMInitReg, (outs VR128:$dst), (ins), "",
/external/swiftshader/third_party/llvm-7.0/llvm/docs/
DWritingAnLLVMBackend.rst1870 case X86II::MRMInitReg: // for instructions whose source and
/external/llvm/docs/
DWritingAnLLVMBackend.rst1830 case X86II::MRMInitReg: // for instructions whose source and