Home
last modified time | relevance | path

Searched refs:PLLP_OUT2_RSTN_DIS (Results 1 – 2 of 2) sorted by relevance

/external/u-boot/arch/arm/include/asm/arch-tegra/
Dclk_rst.h282 #define PLLP_OUT2_RSTN_DIS (1 << 16) macro
/external/u-boot/arch/arm/mach-tegra/
Dclock.c796 | PLLP_OUT2_OVR | PLLP_OUT2_CLKEN | PLLP_OUT2_RSTN_DIS in tegra30_set_up_pllp()