Home
last modified time | relevance | path

Searched refs:SIEncodingFamily (Results 1 – 16 of 16) sorted by relevance

/external/llvm/lib/Target/AMDGPU/
DAMDGPUInstrInfo.cpp72 enum SIEncodingFamily { enum
88 static SIEncodingFamily subtargetEncodingFamily(const AMDGPUSubtarget &ST) { in subtargetEncodingFamily()
92 return SIEncodingFamily::SI; in subtargetEncodingFamily()
94 return SIEncodingFamily::VI; in subtargetEncodingFamily()
101 return SIEncodingFamily::SI; in subtargetEncodingFamily()
DSIInstrInfo.td87 // SIEncodingFamily enum in AMDGPUInstrInfo.cpp
88 def SIEncodingFamily {
699 def "" : EXPCommon, SIMCInstr <"exp", SIEncodingFamily.NONE> ;
702 def _si : EXPCommon, SIMCInstr <"exp", SIEncodingFamily.SI>, EXPe {
707 def _vi : EXPCommon, SIMCInstr <"exp", SIEncodingFamily.VI>, EXPe_vi {
719 SIMCInstr<opName, SIEncodingFamily.NONE> {
727 SIMCInstr<opName, SIEncodingFamily.SI> {
737 SIMCInstr<opName, SIEncodingFamily.VI> {
809 SIMCInstr<opName, SIEncodingFamily.NONE> {
824 SIMCInstr<opName, SIEncodingFamily.SI> {
[all …]
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/
DVOP2Instructions.td610 VOP2_Real<!cast<VOP2_Pseudo>(NAME), SIEncodingFamily.SI>,
615 def _si : VOP2_Real<!cast<VOP2_Pseudo>(NAME), SIEncodingFamily.SI>,
621 VOP2_Real<!cast<VOP2_Pseudo>(NAME#"_e32"), SIEncodingFamily.SI>,
627 VOP3_Real<!cast<VOP3_Pseudo>(NAME#"_e64"), SIEncodingFamily.SI>,
633 VOP3_Real<!cast<VOP3_Pseudo>(NAME#"_e64"), SIEncodingFamily.SI>,
721 VOP2_Real<!cast<VOP2_Pseudo>(NAME), SIEncodingFamily.VI>,
726 def _vi : VOP2_Real<!cast<VOP2_Pseudo>(NAME), SIEncodingFamily.VI>,
732 VOP2_Real<!cast<VOP2_Pseudo>(NAME#"_e32"), SIEncodingFamily.VI>,
738 VOP3_Real<!cast<VOP3_Pseudo>(NAME#"_e64"), SIEncodingFamily.VI>,
744 VOP3_Real<!cast<VOP3_Pseudo>(NAME#"_e64"), SIEncodingFamily.VI>,
[all …]
DVOP3Instructions.td558 def _si : VOP3_Real<!cast<VOP3_Pseudo>(NAME), SIEncodingFamily.SI>,
563 def _si : VOP3_Real<!cast<VOP3_Pseudo>(NAME), SIEncodingFamily.SI>,
627 def _ci : VOP3_Real<!cast<VOP3_Pseudo>(NAME), SIEncodingFamily.SI>,
635 def _ci : VOP3_Real<!cast<VOP3_Pseudo>(NAME), SIEncodingFamily.SI>,
654 def _vi : VOP3_Real<!cast<VOP3_Pseudo>(NAME), SIEncodingFamily.VI>,
659 def _vi : VOP3_Real<!cast<VOP3_Pseudo>(NAME), SIEncodingFamily.VI>,
664 def _vi : VOP3_Real<!cast<VOP3_Pseudo>(NAME), SIEncodingFamily.VI>,
669 def _vi : VOP3_Real<!cast<VOP3_Pseudo>(NAME), SIEncodingFamily.VI>,
678 def _vi : VOP3_Real<!cast<VOP3_Pseudo>(NAME), SIEncodingFamily.VI>,
683 def _vi : VOP3_Real<!cast<VOP3_Pseudo>(NAME), SIEncodingFamily.VI>,
[all …]
DVOP1Instructions.td404 VOP1_Real<!cast<VOP1_Pseudo>(NAME#"_e32"), SIEncodingFamily.SI>,
407 VOP3_Real<!cast<VOP3_Pseudo>(NAME#"_e64"), SIEncodingFamily.SI>,
479 VOP1_Real<!cast<VOP1_Pseudo>(NAME#"_e32"), SIEncodingFamily.SI>,
482 VOP3_Real<!cast<VOP3_Pseudo>(NAME#"_e64"), SIEncodingFamily.SI>,
515 VOP1_Real<!cast<VOP1_Pseudo>(NAME), SIEncodingFamily.VI>,
523 VOP1_Real<!cast<VOP1_Pseudo>(NAME#"_e32"), SIEncodingFamily.VI>,
526 VOP3_Real<!cast<VOP3_Pseudo>(NAME#"_e64"), SIEncodingFamily.VI>,
DSIInstrInfo.td26 // SIEncodingFamily enum in AMDGPUInstrInfo.cpp
27 def SIEncodingFamily {
1051 SIMCInstr <"exp"#!if(done, "_done", ""), SIEncodingFamily.NONE>;
1056 SIMCInstr <"exp"#!if(done, "_done", ""), SIEncodingFamily.SI>,
1064 SIMCInstr <"exp"#!if(done, "_done", ""), SIEncodingFamily.VI>,
1854 SIMCInstr<opName, SIEncodingFamily.NONE> {
1863 SIMCInstr<opName, SIEncodingFamily.SI> {
1873 SIMCInstr<opName, SIEncodingFamily.VI> {
1950 let KeyCol = [!cast<string>(SIEncodingFamily.NONE)];
1951 let ValueCols = [[!cast<string>(SIEncodingFamily.SI)],
[all …]
DVOPInstructions.td45 SIMCInstr <opName#suffix, SIEncodingFamily.NONE>,
403 SIMCInstr <opName#"_sdwa", SIEncodingFamily.NONE>,
434 SIMCInstr <ps.PseudoInstr, SIEncodingFamily.SDWA> {
461 SIMCInstr <ps.PseudoInstr, SIEncodingFamily.SDWA9> {
DSMInstructions.td26 SIMCInstr<opName, SIEncodingFamily.NONE> {
464 , SIMCInstr<ps.PseudoInstr, SIEncodingFamily.SI>
517 , SIMCInstr<ps.PseudoInstr, SIEncodingFamily.VI>
744 , SIMCInstr<ps.PseudoInstr, SIEncodingFamily.SI>
DBUFInstructions.td77 SIMCInstr<opName, SIEncodingFamily.NONE> {
296 SIMCInstr<opName, SIEncodingFamily.NONE> {
1647 SIMCInstr<ps.PseudoInstr, SIEncodingFamily.SI> {
1774 SIMCInstr<ps.PseudoInstr, SIEncodingFamily.SI> {
1832 SIMCInstr<ps.PseudoInstr, SIEncodingFamily.VI> {
1882 SIMCInstr<ps.PseudoInstr, SIEncodingFamily.GFX80> {
2007 SIMCInstr<ps.PseudoInstr, SIEncodingFamily.VI> {
2037 SIMCInstr<ps.PseudoInstr, SIEncodingFamily.GFX80> {
DVOPCInstructions.td67 SIMCInstr<opName#"_e32", SIEncodingFamily.NONE> {
684 VOPC_Real<!cast<VOPC_Pseudo>(NAME#"_e32"), SIEncodingFamily.SI>,
688 VOP3_Real<!cast<VOP3_Pseudo>(NAME#"_e64"), SIEncodingFamily.SI>,
922 VOPC_Real<!cast<VOPC_Pseudo>(NAME#"_e32"), SIEncodingFamily.VI>,
926 VOP3_Real<!cast<VOP3_Pseudo>(NAME#"_e64"), SIEncodingFamily.VI>,
DSOPInstructions.td25 SIMCInstr<opName, SIEncodingFamily.NONE> {
517 SIMCInstr<opName, SIEncodingFamily.NONE> {
1078 SIMCInstr<opName, SIEncodingFamily.SI> {
1215 SIMCInstr<opName, SIEncodingFamily.VI> {
DSIInstrInfo.cpp5020 enum SIEncodingFamily { enum
5029 static SIEncodingFamily subtargetEncodingFamily(const GCNSubtarget &ST) { in subtargetEncodingFamily()
5035 return SIEncodingFamily::SI; in subtargetEncodingFamily()
5038 return SIEncodingFamily::VI; in subtargetEncodingFamily()
5044 SIEncodingFamily Gen = subtargetEncodingFamily(ST); in pseudoToMCOpcode()
5048 Gen = SIEncodingFamily::GFX9; in pseudoToMCOpcode()
5051 Gen = ST.getGeneration() == AMDGPUSubtarget::GFX9 ? SIEncodingFamily::SDWA9 in pseudoToMCOpcode()
5052 : SIEncodingFamily::SDWA; in pseudoToMCOpcode()
5057 Gen = SIEncodingFamily::GFX80; in pseudoToMCOpcode()
DMIMGInstructions.td263 SIMCInstr<NAME, SIEncodingFamily.SI>,
270 SIMCInstr<NAME, SIEncodingFamily.VI>,
DVOP3PInstructions.td198 def _vi : VOP3P_Real<!cast<VOP3_Pseudo>(NAME), SIEncodingFamily.VI>,
DFLATInstructions.td23 SIMCInstr<opName, SIEncodingFamily.NONE> {
885 SIMCInstr <ps.PseudoInstr, SIEncodingFamily.SI> {
953 SIMCInstr <ps.PseudoInstr, SIEncodingFamily.VI> {
DDSInstructions.td12 SIMCInstr <opName, SIEncodingFamily.NONE> {
828 SIMCInstr <ds.Mnemonic, SIEncodingFamily.SI> {
999 SIMCInstr <ds.Mnemonic, SIEncodingFamily.VI> {