Home
last modified time | relevance | path

Searched refs:SuccDep (Results 1 – 10 of 10) sorted by relevance

/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/
DScheduleDAG.cpp121 for (SDep &SuccDep : PredSU->Succs) { in addPred()
122 if (SuccDep == ForwardD) { in addPred()
123 SuccDep.setLatency(D.getLatency()); in addPred()
223 for (SDep &SuccDep : SU->Succs) { in setDepthDirty()
224 SUnit *SuccSU = SuccDep.getSUnit(); in setDepthDirty()
302 for (const SDep &SuccDep : Cur->Succs) { in ComputeHeight() local
303 SUnit *SuccSU = SuccDep.getSUnit(); in ComputeHeight()
306 SuccSU->Height + SuccDep.getLatency()); in ComputeHeight()
555 for (const SDep &SuccDep in DFS() local
557 unsigned s = SuccDep.getSUnit()->NodeNum; in DFS()
[all …]
DScheduleDAGInstrs.cpp1283 for (const SDep &SuccDep : PredSU->Succs) { in joinPredSubtree() local
1284 if (SuccDep.getKind() == SDep::Data) { in joinPredSubtree()
1349 for (const SDep &SuccDep : SU->Succs) { in hasDataSucc() local
1350 if (SuccDep.getKind() == SDep::Data && in hasDataSucc()
1351 !SuccDep.getSUnit()->isBoundaryNode()) in hasDataSucc()
/external/llvm/lib/Target/AMDGPU/
DSIMachineScheduler.cpp763 for (SDep& SuccDep : SU->Succs) { in colorComputeReservedDependencies()
764 SUnit *Succ = SuccDep.getSUnit(); in colorComputeReservedDependencies()
765 if (SuccDep.isWeak() || Succ->NodeNum >= DAGSize) in colorComputeReservedDependencies()
836 for (SDep& SuccDep : SU->Succs) { in colorEndsAccordingToDependencies()
837 SUnit *Succ = SuccDep.getSUnit(); in colorEndsAccordingToDependencies()
838 if (SuccDep.isWeak() || Succ->NodeNum >= DAGSize) in colorEndsAccordingToDependencies()
903 for (SDep& SuccDep : SU->Succs) { in colorMergeConstantLoadsNextGroup()
904 SUnit *Succ = SuccDep.getSUnit(); in colorMergeConstantLoadsNextGroup()
905 if (SuccDep.isWeak() || Succ->NodeNum >= DAGSize) in colorMergeConstantLoadsNextGroup()
924 for (SDep& SuccDep : SU->Succs) { in colorMergeIfPossibleNextGroup()
[all …]
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/
DSIMachineScheduler.cpp872 for (SDep& SuccDep : SU->Succs) { in colorComputeReservedDependencies()
873 SUnit *Succ = SuccDep.getSUnit(); in colorComputeReservedDependencies()
874 if (SuccDep.isWeak() || Succ->NodeNum >= DAGSize) in colorComputeReservedDependencies()
956 for (SDep& SuccDep : SU->Succs) { in colorEndsAccordingToDependencies()
957 SUnit *Succ = SuccDep.getSUnit(); in colorEndsAccordingToDependencies()
958 if (SuccDep.isWeak() || Succ->NodeNum >= DAGSize) in colorEndsAccordingToDependencies()
1026 for (SDep& SuccDep : SU->Succs) { in colorMergeConstantLoadsNextGroup()
1027 SUnit *Succ = SuccDep.getSUnit(); in colorMergeConstantLoadsNextGroup()
1028 if (SuccDep.isWeak() || Succ->NodeNum >= DAGSize) in colorMergeConstantLoadsNextGroup()
1047 for (SDep& SuccDep : SU->Succs) { in colorMergeIfPossibleNextGroup()
[all …]
/external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/
DScheduleDAGFast.cpp317 SUnit *SuccDep = D.getSUnit(); in CopyAndMoveSuccessors() local
319 RemovePred(SuccDep, D); in CopyAndMoveSuccessors()
321 AddPred(SuccDep, D); in CopyAndMoveSuccessors()
325 SUnit *SuccDep = D.getSUnit(); in CopyAndMoveSuccessors() local
327 RemovePred(SuccDep, D); in CopyAndMoveSuccessors()
330 AddPred(SuccDep, D); in CopyAndMoveSuccessors()
DScheduleDAGRRList.cpp896 SUnit *SuccDep = D.getSUnit(); in CopyAndMoveSuccessors() local
898 RemovePred(SuccDep, D); in CopyAndMoveSuccessors()
900 AddPred(SuccDep, D); in CopyAndMoveSuccessors()
902 if (AvailableQueue->tracksRegPressure() && SuccDep->isScheduled in CopyAndMoveSuccessors()
908 SUnit *SuccDep = D.getSUnit(); in CopyAndMoveSuccessors() local
910 RemovePred(SuccDep, D); in CopyAndMoveSuccessors()
913 AddPred(SuccDep, D); in CopyAndMoveSuccessors()
/external/llvm/lib/CodeGen/SelectionDAG/
DScheduleDAGFast.cpp322 SUnit *SuccDep = D.getSUnit(); in CopyAndMoveSuccessors() local
324 RemovePred(SuccDep, D); in CopyAndMoveSuccessors()
326 AddPred(SuccDep, D); in CopyAndMoveSuccessors()
330 SUnit *SuccDep = D.getSUnit(); in CopyAndMoveSuccessors() local
332 RemovePred(SuccDep, D); in CopyAndMoveSuccessors()
335 AddPred(SuccDep, D); in CopyAndMoveSuccessors()
DScheduleDAGRRList.cpp1061 SUnit *SuccDep = D.getSUnit(); in CopyAndMoveSuccessors() local
1063 RemovePred(SuccDep, D); in CopyAndMoveSuccessors()
1065 AddPred(SuccDep, D); in CopyAndMoveSuccessors()
1067 if (AvailableQueue->tracksRegPressure() && SuccDep->isScheduled in CopyAndMoveSuccessors()
1072 SUnit *SuccDep = D.getSUnit(); in CopyAndMoveSuccessors() local
1074 RemovePred(SuccDep, D); in CopyAndMoveSuccessors()
1077 AddPred(SuccDep, D); in CopyAndMoveSuccessors()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/SelectionDAG/
DScheduleDAGFast.cpp319 SUnit *SuccDep = D.getSUnit(); in CopyAndMoveSuccessors() local
321 RemovePred(SuccDep, D); in CopyAndMoveSuccessors()
323 AddPred(SuccDep, D); in CopyAndMoveSuccessors()
327 SUnit *SuccDep = D.getSUnit(); in CopyAndMoveSuccessors() local
329 RemovePred(SuccDep, D); in CopyAndMoveSuccessors()
332 AddPred(SuccDep, D); in CopyAndMoveSuccessors()
DScheduleDAGRRList.cpp1086 SUnit *SuccDep = D.getSUnit(); in TryUnfoldSU() local
1088 RemovePred(SuccDep, D); in TryUnfoldSU()
1090 AddPred(SuccDep, D); in TryUnfoldSU()
1092 if (AvailableQueue->tracksRegPressure() && SuccDep->isScheduled && in TryUnfoldSU()
1097 SUnit *SuccDep = D.getSUnit(); in TryUnfoldSU() local
1099 RemovePred(SuccDep, D); in TryUnfoldSU()
1102 AddPred(SuccDep, D); in TryUnfoldSU()