Home
last modified time | relevance | path

Searched refs:Sxth (Results 1 – 12 of 12) sorted by relevance

/external/v8/src/compiler/arm64/
Dcode-generator-arm64.cc1170 __ Sxth(i.OutputRegister32(), i.InputRegister32(0)); in AssembleArchInstruction() local
1176 __ Sxth(i.OutputRegister(), i.InputRegister32(0)); in AssembleArchInstruction() local
1584 __ Sxth(i.OutputRegister(0), i.OutputRegister(0)); in AssembleArchInstruction() local
1622 __ Sxth(i.OutputRegister(0), i.OutputRegister(0)); in AssembleArchInstruction() local
1648 __ Sxth(i.OutputRegister(0), i.OutputRegister(0)); in AssembleArchInstruction() local
1673 __ Sxth(i.OutputRegister(0), i.OutputRegister(0)); \ in AssembleArchInstruction()
/external/vixl/test/aarch32/
Dtest-simulator-cond-rd-operand-rn-ror-amount-a32.cc118 M(Sxth) \
Dtest-simulator-cond-rd-operand-rn-t32.cc126 M(Sxth) \
Dtest-simulator-cond-rd-operand-rn-a32.cc126 M(Sxth) \
Dtest-simulator-cond-rd-operand-rn-ror-amount-t32.cc118 M(Sxth) \
Dtest-disasm-a32.cc2352 TEST_SHIFT_T32(Sxth, "sxth", 0x0000000a) in TEST()
2386 MUST_FAIL_TEST_BOTH(Sxth(r0, 0x1), "Ill-formed 'sxth' instruction.\n"); in TEST()
/external/llvm/lib/Target/Hexagon/
DHexagonIsetDx.td347 // SA1_sxth: Sxth.
/external/v8/src/arm64/
Dmacro-assembler-arm64-inl.h946 void TurboAssembler::Sxth(const Register& rd, const Register& rn) { in Sxth() function
Dmacro-assembler-arm64.h915 inline void Sxth(const Register& rd, const Register& rn);
/external/vixl/src/aarch64/
Dmacro-assembler-aarch64.h2333 void Sxth(const Register& rd, const Register& rn) { in Sxth() function
/external/vixl/src/aarch32/
Dmacro-assembler-aarch32.h4726 void Sxth(Condition cond, Register rd, const Operand& operand) { in Sxth() function
4735 void Sxth(Register rd, const Operand& operand) { Sxth(al, rd, operand); } in Sxth() function
/external/vixl/test/aarch64/
Dtest-assembler-aarch64.cc10312 __ Sxth(x26, w1); in TEST() local
10313 __ Sxth(x27, x2); in TEST() local