Home
last modified time | relevance | path

Searched refs:TGSI_OPCODE_SNE (Results 1 – 21 of 21) sorted by relevance

/external/virglrenderer/src/gallium/auxiliary/tgsi/
Dtgsi_util.c210 case TGSI_OPCODE_SNE: in tgsi_util_get_inst_usage_mask()
Dtgsi_info.c90 { 1, 2, 0, 0, 0, 0, COMP, "SNE", TGSI_OPCODE_SNE },
/external/virglrenderer/src/gallium/include/pipe/
Dp_shader_tokens.h381 #define TGSI_OPCODE_SNE 50 macro
/external/mesa3d/src/gallium/include/pipe/
Dp_shader_tokens.h392 #define TGSI_OPCODE_SNE 50 macro
/external/mesa3d/src/gallium/drivers/r300/
Dr300_tgsi_to_rc.c72 case TGSI_OPCODE_SNE: return RC_OPCODE_SNE; in translate_opcode()
/external/mesa3d/src/gallium/drivers/radeonsi/
Dsi_shader_tgsi_alu.c165 case TGSI_OPCODE_SNE: pred = LLVMRealUNE; break; in emit_set_cond()
809 bld_base->op_actions[TGSI_OPCODE_SNE].emit = emit_set_cond; in si_shader_context_init_alu()
/external/mesa3d/src/mesa/state_tracker/
Dst_glsl_to_tgsi.cpp1542 emit_asm(ir, TGSI_OPCODE_SNE, result_dst, op[0], op[1]); in visit_expression()
1589 emit_asm(ir, TGSI_OPCODE_SNE, st_dst_reg(temp), op[0], op[1]); in visit_expression()
1620 emit_asm(ir, TGSI_OPCODE_SNE, st_dst_reg(temp), op[0], op[1]); in visit_expression()
1673 emit_asm(ir, TGSI_OPCODE_SNE, result_dst, op[0], op[1]); in visit_expression()
1681 emit_asm(ir, TGSI_OPCODE_SNE, result_dst, op[0], op[1]); in visit_expression()
1812 emit_asm(ir, TGSI_OPCODE_SNE, result_dst, op[0], st_src_reg_for_float(0.0)); in visit_expression()
1815 emit_asm(ir, TGSI_OPCODE_SNE, result_dst, op[0], st_src_reg_for_double(0.0)); in visit_expression()
1821 emit_asm(ir, TGSI_OPCODE_SNE, result_dst, op[0], st_src_reg_for_float(0.0)); in visit_expression()
/external/mesa3d/src/gallium/drivers/i915/
Di915_fpc_optimize.c114 [ TGSI_OPCODE_SNE ] = { false, false, 0, 1, 2 },
Di915_fpc_translate.c879 case TGSI_OPCODE_SNE: in i915_translate_instruction()
/external/mesa3d/src/gallium/auxiliary/gallivm/
Dlp_bld_tgsi_aos.c653 case TGSI_OPCODE_SNE: in lp_emit_instruction_aos()
Dlp_bld_tgsi_action.c2454 bld_base->op_actions[TGSI_OPCODE_SNE].emit = sne_emit_cpu; in lp_set_default_actions_cpu()
/external/mesa3d/src/gallium/drivers/nouveau/nv30/
Dnvfx_vertprog.c667 case TGSI_OPCODE_SNE: in nvfx_vertprog_parse_instruction()
Dnvfx_fragprog.c710 case TGSI_OPCODE_SNE: in nvfx_fragprog_parse_instruction()
/external/mesa3d/src/gallium/drivers/svga/
Dsvga_tgsi_insn.c2833 case TGSI_OPCODE_SNE: in svga_emit_instruction()
3517 emit->info.opcode_count[TGSI_OPCODE_SNE] >= 1 || in needs_to_create_common_immediate()
Dsvga_tgsi_vgpu10.c5564 case TGSI_OPCODE_SNE: in emit_vgpu10_instruction()
/external/mesa3d/src/gallium/auxiliary/nir/
Dtgsi_to_nir.c1510 [TGSI_OPCODE_SNE] = nir_op_sne,
/external/mesa3d/src/gallium/drivers/nouveau/codegen/
Dnv50_ir_from_tgsi.cpp776 case TGSI_OPCODE_SNE: in getSetCond()
3443 case TGSI_OPCODE_SNE: in handleInstruction()
/external/mesa3d/src/gallium/drivers/r600/
Dr600_shader.c10300 [TGSI_OPCODE_SNE] = { ALU_OP2_SETNE, tgsi_op2},
10498 [TGSI_OPCODE_SNE] = { ALU_OP2_SETNE, tgsi_op2},
10720 [TGSI_OPCODE_SNE] = { ALU_OP2_SETNE, tgsi_op2},
/external/mesa3d/src/gallium/state_trackers/nine/
Dnine_shader.c1892 case NINED3DSHADER_REL_OP_NE: return TGSI_OPCODE_SNE; in sm1_insn_flags_to_tgsi_setop()
/external/virglrenderer/src/
Dvrend_shader.c3676 case TGSI_OPCODE_SNE: in iter_instruction()
/external/mesa3d/src/gallium/auxiliary/tgsi/
Dtgsi_exec.c5188 case TGSI_OPCODE_SNE: in exec_instruction()