Home
last modified time | relevance | path

Searched refs:addiw (Results 1 – 10 of 10) sorted by relevance

/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/RISCV/
Drv64c-aliases-valid.s11 # CHECK-EXPAND: addiw a0, zero, 0
13 # CHECK-EXPAND: addiw a0, zero, 1
15 # CHECK-EXPAND: addiw a0, zero, -1
17 # CHECK-EXPAND: addiw a0, zero, 2047
19 # CHECK-EXPAND: addiw a0, zero, -2047
22 # CHECK-EXPAND: addiw a1, a1, -2048
24 # CHECK-EXPAND: addiw a1, zero, -2048
27 # CHECK-EXPAND: addiw a1, a1, -2047
30 # CHECK-EXPAND: addiw a1, a1, 2047
33 # CHECK-EXPAND: c.addiw a1, -1
[all …]
Drv64i-aliases-valid.s20 # CHECK-INST: addiw a0, zero, 0
23 # CHECK-EXPAND: addiw a0, zero, 1
25 # CHECK-EXPAND: addiw a0, zero, -1
27 # CHECK-EXPAND: addiw a0, zero, 2047
29 # CHECK-EXPAND: addiw a0, zero, -2047
32 # CHECK-EXPAND: addiw a1, a1, -2048
34 # CHECK-EXPAND: addiw a1, zero, -2048
37 # CHECK-EXPAND: addiw a1, a1, -2047
40 # CHECK-EXPAND: addiw a1, a1, 2047
43 # CHECK-EXPAND: addiw a1, a1, -1
[all …]
Drv64c-valid.s40 # CHECK-INST: c.addiw a3, -32
43 c.addiw a3, -32
44 # CHECK-INST: c.addiw a3, 31
47 c.addiw a3, 31
Drv64i-valid.s53 # CHECK-INST: addiw t3, t4, -2048
55 addiw x28, x29, -2048 label
56 # CHECK-INST: addiw t5, t6, 2047
58 addiw x30, x31, 2047 label
Dcompress-rv64i.s27 # CHEACK-ALIAS: addiw tp, tp, 31
28 # CHECK-INST: c.addiw tp, 31
30 addiw tp, tp, 31 label
Drv64i-invalid.s10 addiw a0, a1, -2049 # CHECK: :[[@LINE]]:15: error: immediate must be an integer in the range [-2048… label
20 addiw a0, a1, %hi(foo) # CHECK: :[[@LINE]]:15: error: immediate must be an integer in the range [-2… label
Drv64c-invalid.s21 c.addiw t0, -33 # CHECK: :[[@LINE]]:13: error: immediate must be an integer in the range [-32, 31]
22 c.addiw t0, 32 # CHECK: :[[@LINE]]:13: error: immediate must be an integer in the range [-32, 31]
Drv32i-invalid.s123 addiw a0, sp, 100 # CHECK: :[[@LINE]]:1: error: instruction use requires an option to be enabled label
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/RISCV/
DRISCVInstrInfoC.td371 "c.addiw", "$rd, $imm"> {
DRISCVInstrInfo.td402 "addiw", "$rd, $rs1, $imm12">;