Home
last modified time | relevance | path

Searched refs:anv_state_pool_alloc (Results 1 – 10 of 10) sorted by relevance

/external/mesa3d/src/intel/vulkan/tests/
Dstate_pool_free_list_only.c46 anv_state_pool_alloc(&state_pool, 16, 16); in main()
54 states[i] = anv_state_pool_alloc(&state_pool, 16, 16); in main()
Dstate_pool.c49 anv_state_pool_alloc(&state_pool, 16, 16); in main()
Dstate_pool_test_helper.h47 states[i] = anv_state_pool_alloc(job->pool, 16, 16); in alloc_states()
Dstate_pool_no_free.c48 struct anv_state state = anv_state_pool_alloc(job->pool, 16, 16); in alloc_states()
/external/mesa3d/src/intel/vulkan/
Danv_pipeline_cache.c64 anv_state_pool_alloc(&device->instruction_state_pool, kernel_size, 64); in anv_shader_bin_create()
Danv_device.c1198 state = anv_state_pool_alloc(pool, size, align); in anv_state_pool_emit_data()
2337 state = anv_state_pool_alloc(&device->dynamic_state_pool, in anv_CreateEvent()
Danv_allocator.c783 anv_state_pool_alloc(struct anv_state_pool *pool, uint32_t size, uint32_t align) in anv_state_pool_alloc() function
Danv_image.c868 return anv_state_pool_alloc(&device->surface_state_pool, 64, 64); in alloc_surface_state()
DgenX_pipeline.c886 anv_state_pool_alloc(&device->dynamic_state_pool, num_dwords * 4, 64);
Danv_private.h659 struct anv_state anv_state_pool_alloc(struct anv_state_pool *pool,