Home
last modified time | relevance | path

Searched refs:class_sizes (Results 1 – 3 of 3) sorted by relevance

/external/mesa3d/src/intel/compiler/
Dbrw_fs_reg_allocate.cpp107 int class_sizes[MAX_VGRF_SIZE]; in brw_alloc_reg_set() local
109 class_sizes[i] = i + 1; in brw_alloc_reg_set()
129 ra_reg_count += (base_reg_count - (class_sizes[i] - 1)) / 2; in brw_alloc_reg_set()
131 ra_reg_count += base_reg_count - (class_sizes[i] - 1); in brw_alloc_reg_set()
134 class_to_ra_reg_range[class_sizes[i]] = ra_reg_count; in brw_alloc_reg_set()
166 class_reg_count = (base_reg_count - (class_sizes[i] - 1)) / 2; in brw_alloc_reg_set()
172 q_values[i][j] = (class_sizes[i] + 1) / 2 + in brw_alloc_reg_set()
173 (class_sizes[j] + 1) / 2 - 1; in brw_alloc_reg_set()
175 class_reg_count = base_reg_count - (class_sizes[i] - 1); in brw_alloc_reg_set()
201 q_values[i][j] = class_sizes[i] + class_sizes[j] - 1; in brw_alloc_reg_set()
[all …]
Dbrw_vec4_reg_allocate.cpp102 int class_sizes[MAX_VGRF_SIZE]; in brw_vec4_alloc_reg_set() local
105 class_sizes[i] = i + 1; in brw_vec4_alloc_reg_set()
110 ra_reg_count += base_reg_count - (class_sizes[i] - 1); in brw_vec4_alloc_reg_set()
128 int class_reg_count = base_reg_count - (class_sizes[i] - 1); in brw_vec4_alloc_reg_set()
139 base_reg < j + class_sizes[i]; in brw_vec4_alloc_reg_set()
154 q_values[i][j] = class_sizes[i] + class_sizes[j] - 1; in brw_vec4_alloc_reg_set()
/external/mesa3d/src/gallium/drivers/freedreno/ir3/
Dir3_ra.c87 static const unsigned class_sizes[] = { variable
92 #define class_count ARRAY_SIZE(class_sizes)
114 #define CLASS_REGS(i) (NUM_REGS - (class_sizes[i] - 1))
206 build_q_values(q_values, 0, class_sizes, class_count); in ir3_ra_alloc_reg_set()
228 for (unsigned br = j; br < j + class_sizes[i]; br++) in ir3_ra_alloc_reg_set()
351 if (class_sizes[i] >= sz) in size_to_class()