Home
last modified time | relevance | path

Searched refs:div_cpu0 (Results 1 – 6 of 6) sorted by relevance

/external/u-boot/arch/arm/mach-exynos/include/mach/
Dclock.h195 unsigned int div_cpu0; member
445 unsigned int div_cpu0; member
525 unsigned int div_cpu0; member
870 unsigned int div_cpu0; /* 0x10010500 */ member
/external/u-boot/arch/arm/mach-exynos/
Dclock_init_exynos4.c62 writel(CLK_DIV_CPU0_VAL, &clk->div_cpu0); in system_clock_init()
Dclock.c578 div = readl(&clk->div_cpu0); in exynos4_get_arm_clk()
600 div = readl(&clk->div_cpu0); in exynos4x12_get_arm_clk()
622 div = readl(&clk->div_cpu0); in exynos5_get_arm_clk()
Dclock_init_exynos5.c607 writel(val, &clk->div_cpu0); in exynos5250_system_clock_init()
813 writel(CLK_DIV_CPU0_VAL, &clk->div_cpu0); in exynos5420_system_clock_init()
/external/u-boot/board/samsung/trats/
Dtrats.c76 writel(0x00000100, &clk->div_cpu0); in trats_low_power_mode()
322 writel(CLK_DIV_CPU0_VAL, (unsigned int)&clk->div_cpu0); in board_clock_init()
/external/u-boot/board/samsung/odroid/
Dodroid.c155 clrsetbits_le32(&clk->div_cpu0, clr, set); in board_clock_init()