Home
last modified time | relevance | path

Searched refs:getRegClassForReg (Results 1 – 4 of 4) sorted by relevance

/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/
DSIRegisterInfo.h195 const TargetRegisterClass *getRegClassForReg(const MachineRegisterInfo &MRI,
DSIRegisterInfo.cpp539 const TargetRegisterClass *RC = getRegClassForReg(MF->getRegInfo(), ValueReg); in buildSpillLoadStore()
1496 SIRegisterInfo::getRegClassForReg(const MachineRegisterInfo &MRI, in getRegClassForReg() function in SIRegisterInfo
1506 const TargetRegisterClass * RC = getRegClassForReg(MRI, Reg); in isVGPR()
DAMDGPUInstructionSelector.cpp344 const TargetRegisterClass *RC = TRI.getRegClassForReg(MRI, DstReg); in selectG_CONSTANT()
DSIInstrInfo.cpp2737 if (!MO.isReg() || !RI.hasVGPRs(RI.getRegClassForReg(MRI, MO.getReg()))) { in verifyInstruction()
3456 RI.getRegClassForReg(MRI, OpReg), OpSubReg); in legalizeGenericOperand()
4048 NewDstRC == RI.getRegClassForReg(MRI, Inst.getOperand(1).getReg())) { in moveToVALU()