Home
last modified time | relevance | path

Searched refs:kOutputs_Uqsub16_RdIsNotRnIsNotRm_al_r3_r11_r1 (Results 1 – 2 of 2) sorted by relevance

/external/vixl/test/aarch32/traces/
Dsimulator-cond-rd-rn-rm-uqsub16-t32.h7016 const Inputs kOutputs_Uqsub16_RdIsNotRnIsNotRm_al_r3_r11_r1[] = { variable
9076 ARRAY_SIZE(kOutputs_Uqsub16_RdIsNotRnIsNotRm_al_r3_r11_r1),
9077 kOutputs_Uqsub16_RdIsNotRnIsNotRm_al_r3_r11_r1,
Dsimulator-cond-rd-rn-rm-uqsub16-a32.h7016 const Inputs kOutputs_Uqsub16_RdIsNotRnIsNotRm_al_r3_r11_r1[] = { variable
9076 ARRAY_SIZE(kOutputs_Uqsub16_RdIsNotRnIsNotRm_al_r3_r11_r1),
9077 kOutputs_Uqsub16_RdIsNotRnIsNotRm_al_r3_r11_r1,