Home
last modified time | relevance | path

Searched refs:meta_state (Results 1 – 13 of 13) sorted by relevance

/external/mesa3d/src/amd/vulkan/
Dradv_meta_blit.c297 device->meta_state.blit.pipeline_layout, in meta_emit_blit()
333 .renderPass = device->meta_state.blit.render_pass[fs_key][dst_layout], in meta_emit_blit()
344 pipeline = device->meta_state.blit.pipeline_1d_src[fs_key]; in meta_emit_blit()
347 pipeline = device->meta_state.blit.pipeline_2d_src[fs_key]; in meta_emit_blit()
350 pipeline = device->meta_state.blit.pipeline_3d_src[fs_key]; in meta_emit_blit()
362 .renderPass = device->meta_state.blit.depth_only_rp[ds_layout], in meta_emit_blit()
373 pipeline = device->meta_state.blit.depth_only_1d_pipeline; in meta_emit_blit()
376 pipeline = device->meta_state.blit.depth_only_2d_pipeline; in meta_emit_blit()
379 pipeline = device->meta_state.blit.depth_only_3d_pipeline; in meta_emit_blit()
391 .renderPass = device->meta_state.blit.stencil_only_rp[ds_layout], in meta_emit_blit()
[all …]
Dradv_meta_bufimage.c166 &device->meta_state.alloc, in radv_device_init_meta_itob_state()
167 &device->meta_state.itob.img_ds_layout); in radv_device_init_meta_itob_state()
175 .pSetLayouts = &device->meta_state.itob.img_ds_layout, in radv_device_init_meta_itob_state()
182 &device->meta_state.alloc, in radv_device_init_meta_itob_state()
183 &device->meta_state.itob.img_p_layout); in radv_device_init_meta_itob_state()
201 .layout = device->meta_state.itob.img_p_layout, in radv_device_init_meta_itob_state()
205 radv_pipeline_cache_to_handle(&device->meta_state.cache), in radv_device_init_meta_itob_state()
207 &device->meta_state.itob.pipeline); in radv_device_init_meta_itob_state()
224 .layout = device->meta_state.itob.img_p_layout, in radv_device_init_meta_itob_state()
228 radv_pipeline_cache_to_handle(&device->meta_state.cache), in radv_device_init_meta_itob_state()
[all …]
Dradv_meta_fast_clear.c135 &device->meta_state.alloc, in create_dcc_compress_compute()
136 &device->meta_state.fast_clear_flush.dcc_decompress_compute_ds_layout); in create_dcc_compress_compute()
144 .pSetLayouts = &device->meta_state.fast_clear_flush.dcc_decompress_compute_ds_layout, in create_dcc_compress_compute()
151 &device->meta_state.alloc, in create_dcc_compress_compute()
152 &device->meta_state.fast_clear_flush.dcc_decompress_compute_p_layout); in create_dcc_compress_compute()
170 .layout = device->meta_state.fast_clear_flush.dcc_decompress_compute_p_layout, in create_dcc_compress_compute()
174 radv_pipeline_cache_to_handle(&device->meta_state.cache), in create_dcc_compress_compute()
176 &device->meta_state.fast_clear_flush.dcc_decompress_compute_pipeline); in create_dcc_compress_compute()
190 const VkAllocationCallbacks *alloc = &device->meta_state.alloc; in create_pass()
226 &device->meta_state.fast_clear_flush.pass); in create_pass()
[all …]
Dradv_meta_buffer.c150 &device->meta_state.alloc, in radv_device_init_meta_buffer_state()
151 &device->meta_state.buffer.fill_ds_layout); in radv_device_init_meta_buffer_state()
179 &device->meta_state.alloc, in radv_device_init_meta_buffer_state()
180 &device->meta_state.buffer.copy_ds_layout); in radv_device_init_meta_buffer_state()
188 .pSetLayouts = &device->meta_state.buffer.fill_ds_layout, in radv_device_init_meta_buffer_state()
195 &device->meta_state.alloc, in radv_device_init_meta_buffer_state()
196 &device->meta_state.buffer.fill_p_layout); in radv_device_init_meta_buffer_state()
203 .pSetLayouts = &device->meta_state.buffer.copy_ds_layout, in radv_device_init_meta_buffer_state()
209 &device->meta_state.alloc, in radv_device_init_meta_buffer_state()
210 &device->meta_state.buffer.copy_p_layout); in radv_device_init_meta_buffer_state()
[all …]
Dradv_meta_blit2d.c111 device->meta_state.blit2d.p_layouts[src_type], in blit2d_bind_src()
126 device->meta_state.blit2d.p_layouts[src_type], in blit2d_bind_src()
134 device->meta_state.blit2d.p_layouts[src_type], in blit2d_bind_src()
139 device->meta_state.blit2d.p_layouts[src_type], in blit2d_bind_src()
196 cmd_buffer->device->meta_state.blit2d.pipelines[src_type][fs_key]; in bind_pipeline()
207 cmd_buffer->device->meta_state.blit2d.depth_only_pipeline[src_type]; in bind_depth_pipeline()
218 cmd_buffer->device->meta_state.blit2d.stencil_only_pipeline[src_type]; in bind_stencil_pipeline()
258 device->meta_state.blit2d.p_layouts[src_type], in radv_meta_blit2d_normal_dst()
269 .renderPass = device->meta_state.blit2d.render_passes[fs_key][dst_layout], in radv_meta_blit2d_normal_dst()
286 .renderPass = device->meta_state.blit2d.depth_only_rp[ds_layout], in radv_meta_blit2d_normal_dst()
[all …]
Dradv_meta_decompress.c38 const VkAllocationCallbacks *alloc = &device->meta_state.alloc; in create_pass()
91 &device->meta_state.alloc, in create_pipeline_layout()
192 radv_pipeline_cache_to_handle(&device->meta_state.cache), in create_pipeline()
199 &device->meta_state.alloc, in create_pipeline()
205 radv_pipeline_cache_to_handle(&device->meta_state.cache), in create_pipeline()
213 &device->meta_state.alloc, in create_pipeline()
228 struct radv_meta_state *state = &device->meta_state; in radv_device_finish_meta_depth_decomp_state()
249 struct radv_meta_state *state = &device->meta_state; in radv_device_init_meta_depth_decomp_state()
340 struct radv_meta_state *meta_state = &cmd_buffer->device->meta_state; in radv_process_depth_image_inplace() local
352 pipeline_h = meta_state->depth_decomp[samples_log2].decompress_pipeline; in radv_process_depth_image_inplace()
[all …]
Dradv_meta_resolve_fs.c128 &device->meta_state.alloc, in create_layout()
129 &device->meta_state.resolve_fragment.ds_layout); in create_layout()
137 .pSetLayouts = &device->meta_state.resolve_fragment.ds_layout, in create_layout()
144 &device->meta_state.alloc, in create_layout()
145 &device->meta_state.resolve_fragment.p_layout); in create_layout()
194 VkRenderPass *rp = &device->meta_state.resolve_fragment.rc[samples_log2].render_pass[fs_key][0]; in create_resolve_pipeline()
198 VkPipeline *pipeline = &device->meta_state.resolve_fragment.rc[samples_log2].pipeline[fs_key]; in create_resolve_pipeline()
249 }, &device->meta_state.alloc, rp + dst_layout); in create_resolve_pipeline()
308 .layout = device->meta_state.resolve_fragment.p_layout, in create_resolve_pipeline()
318 radv_pipeline_cache_to_handle(&device->meta_state.cache), in create_resolve_pipeline()
[all …]
Dradv_meta_resolve_cs.c180 &device->meta_state.alloc, in create_layout()
181 &device->meta_state.resolve_compute.ds_layout); in create_layout()
189 .pSetLayouts = &device->meta_state.resolve_compute.ds_layout, in create_layout()
196 &device->meta_state.alloc, in create_layout()
197 &device->meta_state.resolve_compute.p_layout); in create_layout()
231 .layout = device->meta_state.resolve_compute.p_layout, in create_resolve_pipeline()
235 radv_pipeline_cache_to_handle(&device->meta_state.cache), in create_resolve_pipeline()
251 struct radv_meta_state *state = &device->meta_state; in radv_device_init_meta_resolve_compute_state()
287 struct radv_meta_state *state = &device->meta_state; in radv_device_finish_meta_resolve_compute_state()
323 device->meta_state.resolve_compute.p_layout, in emit_resolve()
[all …]
Dradv_query.c549 &device->meta_state.alloc, in radv_device_init_meta_query_state()
550 &device->meta_state.query.ds_layout); in radv_device_init_meta_query_state()
557 .pSetLayouts = &device->meta_state.query.ds_layout, in radv_device_init_meta_query_state()
564 &device->meta_state.alloc, in radv_device_init_meta_query_state()
565 &device->meta_state.query.p_layout); in radv_device_init_meta_query_state()
581 .layout = device->meta_state.query.p_layout, in radv_device_init_meta_query_state()
585 radv_pipeline_cache_to_handle(&device->meta_state.cache), in radv_device_init_meta_query_state()
587 &device->meta_state.query.occlusion_query_pipeline); in radv_device_init_meta_query_state()
603 .layout = device->meta_state.query.p_layout, in radv_device_init_meta_query_state()
607 radv_pipeline_cache_to_handle(&device->meta_state.cache), in radv_device_init_meta_query_state()
[all …]
Dradv_meta_clear.c115 radv_pipeline_cache_to_handle(&device->meta_state.cache), in create_pipeline()
233 }, &device->meta_state.alloc, pass); in create_color_renderpass()
284 device->meta_state.clear_color_p_layout, in create_color_pipeline()
285 &extra, &device->meta_state.alloc, pipeline); in create_color_pipeline()
293 struct radv_meta_state *state = &device->meta_state; in radv_device_finish_meta_clear_state()
352 pipeline = device->meta_state.clear[samples_log2].color_pipelines[fs_key]; in emit_color_clear()
357 assert(samples_log2 < ARRAY_SIZE(device->meta_state.clear)); in emit_color_clear()
363 device->meta_state.clear_color_p_layout, in emit_color_clear()
479 }, &device->meta_state.alloc, render_pass); in create_depthstencil_renderpass()
537 device->meta_state.clear_depth_p_layout, in create_depthstencil_pipeline()
[all …]
Dradv_meta_resolve.c58 const VkAllocationCallbacks *alloc = &device->meta_state.alloc; in create_pass()
135 if (!device->meta_state.resolve.p_layout) { in create_pipeline()
138 &device->meta_state.alloc, in create_pipeline()
139 &device->meta_state.resolve.p_layout); in create_pipeline()
145 radv_pipeline_cache_to_handle(&device->meta_state.cache), in create_pipeline()
219 .layout = device->meta_state.resolve.p_layout, in create_pipeline()
227 &device->meta_state.alloc, pipeline); in create_pipeline()
241 struct radv_meta_state *state = &device->meta_state; in radv_device_finish_meta_resolve_state()
273 struct radv_meta_state *state = &device->meta_state; in radv_device_init_meta_resolve_state()
319 device->meta_state.resolve.pipeline[fs_key]); in emit_resolve()
[all …]
Dradv_meta.c269 radv_pipeline_cache_load(&device->meta_state.cache, data, st.st_size); in radv_load_meta_pipeline()
282 if (!device->meta_state.cache.modified) in radv_store_meta_pipeline()
286 radv_pipeline_cache_to_handle(&device->meta_state.cache), in radv_store_meta_pipeline()
303 radv_pipeline_cache_to_handle(&device->meta_state.cache), in radv_store_meta_pipeline()
321 device->meta_state.alloc = (VkAllocationCallbacks) { in radv_device_init_meta()
328 device->meta_state.cache.alloc = device->meta_state.alloc; in radv_device_init_meta()
329 radv_pipeline_cache_init(&device->meta_state.cache, device); in radv_device_init_meta()
398 radv_pipeline_cache_finish(&device->meta_state.cache); in radv_device_init_meta()
418 radv_pipeline_cache_finish(&device->meta_state.cache); in radv_device_finish_meta()
Dradv_private.h589 struct radv_meta_state meta_state; member