Home
last modified time | relevance | path

Searched refs:ratio_2to1 (Results 1 – 5 of 5) sorted by relevance

/external/u-boot/drivers/ddr/marvell/axp/
Dddr3_read_leveling.c45 int ratio_2to1, u32 ecc,
49 int ratio_2to1, u32 ecc,
179 int ddr3_read_leveling_sw(u32 freq, int ratio_2to1, MV_DRAM_INFO *dram_info) in ddr3_read_leveling_sw() argument
230 if (!ratio_2to1) { in ddr3_read_leveling_sw()
245 ratio_2to1, in ddr3_read_leveling_sw()
253 ratio_2to1, in ddr3_read_leveling_sw()
400 int ratio_2to1, u32 ecc, in ddr3_read_leveling_single_cs_rl_mode() argument
518 if ((!ratio_2to1) && ((phase == 0) || (phase == 4))) in ddr3_read_leveling_single_cs_rl_mode()
531 if ((!ratio_2to1 && phase == in ddr3_read_leveling_single_cs_rl_mode()
533 || (ratio_2to1 && phase == in ddr3_read_leveling_single_cs_rl_mode()
[all …]
Dddr3_dfs.c53 u32 ddr3_get_freq_parameter(u32 target_freq, int ratio_2to1);
86 u32 ddr3_get_freq_parameter(u32 target_freq, int ratio_2to1) in ddr3_get_freq_parameter() argument
96 if (ratio_2to1) in ddr3_get_freq_parameter()
768 int ddr3_dfs_low_2_high(u32 freq, int ratio_2to1, MV_DRAM_INFO *dram_info) in ddr3_dfs_low_2_high() argument
779 freq_par = ddr3_get_freq_parameter(freq, ratio_2to1); in ddr3_dfs_low_2_high()
937 if (ratio_2to1) { in ddr3_dfs_low_2_high()
950 if (ratio_2to1) { in ddr3_dfs_low_2_high()
1035 if (ratio_2to1) { in ddr3_dfs_low_2_high()
1206 freq_par = ddr3_get_freq_parameter(freq, ratio_2to1); in ddr3_dfs_low_2_high()
1257 if (ratio_2to1) { in ddr3_dfs_low_2_high()
[all …]
Dddr3_write_leveling.c46 static int ddr3_write_leveling_single_cs(u32 cs, u32 freq, int ratio_2to1,
657 int ddr3_write_leveling_sw(u32 freq, int ratio_2to1, MV_DRAM_INFO *dram_info) in ddr3_write_leveling_sw() argument
768 ddr3_write_leveling_single_cs(cs, freq, ratio_2to1, in ddr3_write_leveling_sw()
881 int ddr3_write_leveling_sw_reg_dimm(u32 freq, int ratio_2to1, in ddr3_write_leveling_sw_reg_dimm() argument
1009 ddr3_write_leveling_single_cs(cs, freq, ratio_2to1, in ddr3_write_leveling_sw_reg_dimm()
1124 static int ddr3_write_leveling_single_cs(u32 cs, u32 freq, int ratio_2to1, in ddr3_write_leveling_single_cs() argument
1191 if (!ratio_2to1) { in ddr3_write_leveling_single_cs()
1213 if (!ratio_2to1) /* Different phase options for 2:1 or 1:1 modes */ in ddr3_write_leveling_single_cs()
1236 if (!ratio_2to1) { in ddr3_write_leveling_single_cs()
Dddr3_hw_training.h356 int ddr3_read_leveling_sw(u32 freq, int ratio_2to1, MV_DRAM_INFO *dram_info);
359 int ddr3_write_leveling_sw(u32 freq, int ratio_2to1, MV_DRAM_INFO *dram_info);
364 int ddr3_dfs_low_2_high(u32 freq, int ratio_2to1, MV_DRAM_INFO *dram_info);
Dddr3_hw_training.c85 int ratio_2to1 = 0; in ddr3_hw_training() local
171 ratio_2to1 = 1; in ddr3_hw_training()
285 tmp_ratio = ratio_2to1; in ddr3_hw_training()