Home
last modified time | relevance | path

Searched refs:rpll_mdiv (Results 1 – 2 of 2) sorted by relevance

/external/u-boot/arch/arm/mach-exynos/
Dclock_init.h77 unsigned rpll_mdiv; member
Dclock_init_exynos5.c180 .rpll_mdiv = 0x5E,
906 val = set_pll(mem->rpll_mdiv, mem->rpll_pdiv, mem->rpll_sdiv); in exynos5420_system_clock_init()