Home
last modified time | relevance | path

Searched refs:rtt_wr (Results 1 – 25 of 31) sorted by relevance

12

/external/u-boot/board/udoo/
Dudoo_spl.c188 .rtt_wr = 2,
217 mem_qdl.rtt_wr = 1; in spl_dram_init()
224 mem_qdl.rtt_wr = 2; in spl_dram_init()
/external/u-boot/board/engicam/common/
Dspl.c241 .rtt_wr = 2,
273 .rtt_wr = 1,
290 .rtt_wr = 1,
337 .rtt_wr = 2,
/external/u-boot/board/liebherr/mccmon6/
Dspl.c182 .rtt_wr = 0,
223 .rtt_wr = 0,
240 .rtt_wr = 0,
/external/u-boot/drivers/ddr/fsl/
Dctrl_regs.c984 unsigned int rtt_wr = 0; /* Rtt_WR - dynamic ODT off */ in set_ddr_sdram_mode_2() local
992 rtt_wr = popts->rtt_wr_override_value; in set_ddr_sdram_mode_2()
994 rtt_wr = popts->cs_local_opts[0].odt_rtt_wr; in set_ddr_sdram_mode_2()
1001 | ((rtt_wr & 0x3) << 9) in set_ddr_sdram_mode_2()
1025 rtt_wr = popts->rtt_wr_override_value; in set_ddr_sdram_mode_2()
1027 rtt_wr = popts->cs_local_opts[i].odt_rtt_wr; in set_ddr_sdram_mode_2()
1030 esdmode2 |= (rtt_wr & 0x3) << 9; in set_ddr_sdram_mode_2()
1071 unsigned int rtt_wr = 0; /* Rtt_WR - dynamic ODT off */ in set_ddr_sdram_mode_2() local
1078 rtt_wr = popts->rtt_wr_override_value; in set_ddr_sdram_mode_2()
1080 rtt_wr = popts->cs_local_opts[0].odt_rtt_wr; in set_ddr_sdram_mode_2()
[all …]
/external/u-boot/board/wandboard/
Dspl.c231 .rtt_wr = 0,
274 .rtt_wr = 0,
293 .rtt_wr = 0,
/external/u-boot/board/compulab/cm_fx6/
Dspl.c101 .rtt_wr = 0,
168 .rtt_wr = 0,
/external/u-boot/board/sks-kinkel/sksimx6/
Dsksimx6.c329 .rtt_wr = 1,
358 mem_qdl.rtt_wr = 1; in spl_dram_init()
/external/u-boot/board/bachmann/ot1200/
Dot1200_spl.c77 .rtt_wr = 1, /* DDR3_RTT_60_OHM - RTT_Wr = RZQ/4 */
/external/u-boot/board/ccv/xpress/
Dspl.c53 .rtt_wr = 2,
/external/u-boot/board/barco/platinum/
Dspl_picon.c125 .rtt_wr = 1 /*DDR3_RTT_60_OHM*/, /* RTT_Wr = RZQ/4 */ in spl_dram_init()
Dspl_titanium.c128 .rtt_wr = 1 /*DDR3_RTT_60_OHM*/, /* RTT_Wr = RZQ/4 */ in spl_dram_init()
/external/u-boot/arch/arm/mach-imx/mx6/
Dlitesom.c121 .rtt_wr = 2,
Dopos6ul.c186 .rtt_wr = 2,
/external/u-boot/board/bticino/mamoj/
Dspl.c120 .rtt_wr = 1,
/external/u-boot/board/liebherr/display5/
Dspl.c173 .rtt_wr = 1 /*DDR3_RTT_60_OHM*/, /* RTT_Wr = RZQ/4 */ in spl_dram_init()
/external/u-boot/board/freescale/mx6ul_14x14_evk/
Dmx6ul_14x14_evk.c763 .rtt_wr = 0, /* LPDDR2 does not need rtt_wr rtt_nom */
799 .rtt_wr = 2,
/external/u-boot/board/k+p/kp_imx6q_tpc/
Dkp_imx6q_tpc_spl.c236 .rtt_wr = 1 /*DDR3_RTT_60_OHM*/, /* RTT_Wr = RZQ/4 */ in spl_dram_init()
/external/u-boot/board/freescale/mx6slevk/
Dmx6slevk.c409 .rtt_wr = 0, /* LPDDR2 does not need rtt_wr rtt_nom */ in spl_dram_init()
/external/u-boot/board/dhelectronics/dh_imx6/
Ddh_imx6_spl.c173 .rtt_wr = 1, /* DDR3_RTT_60_OHM, RTT_Wr = RZQ/4 */
/external/u-boot/board/gateworks/gw_ventana/
Dgw_ventana_spl.c437 .rtt_wr = 1 /*DDR3_RTT_60_OHM*/, /* RTT_Wr = RZQ/4 */ in spl_dram_init()
/external/u-boot/board/kosagi/novena/
Dnovena_spl.c512 .rtt_wr = 0, /* RTT_Wr = RZQ/4 */
/external/u-boot/board/freescale/mx6memcal/
Dspl.c224 .rtt_wr = CONFIG_RTT_WR,
/external/u-boot/board/phytec/pcm058/
Dpcm058.c499 .rtt_wr = 1 /*DDR3_RTT_60_OHM*/, /* RTT_Wr = RZQ/4 */ in spl_dram_init()
/external/u-boot/board/udoo/neo/
Dneo.c552 .rtt_wr = 2, in spl_dram_init()
/external/u-boot/board/freescale/mx6sxsabresd/
Dmx6sxsabresd.c540 .rtt_wr = 2, in spl_dram_init()

12