Home
last modified time | relevance | path

Searched refs:tcs_out_offsets (Results 1 – 5 of 5) sorted by relevance

/external/mesa3d/src/gallium/drivers/radeonsi/
Dsi_state_draw.c116 unsigned tcs_in_layout, tcs_out_layout, tcs_out_offsets; in si_emit_derived_tess_state() local
237 tcs_out_offsets = (output_patch0_offset / 16) | in si_emit_derived_tess_state()
270 radeon_emit(cs, tcs_out_offsets); in si_emit_derived_tess_state()
290 radeon_emit(cs, tcs_out_offsets); in si_emit_derived_tess_state()
/external/mesa3d/src/amd/vulkan/
Dradv_private.h1182 uint32_t tcs_out_offsets; member
Dradv_pipeline.c1455 tess->tcs_out_offsets = (output_patch0_offset / 16) | in calculate_tess_state()
Dradv_cmd_buffer.c880 radeon_emit(cmd_buffer->cs, pipeline->graphics.tess.tcs_out_offsets); in radv_emit_tess_shaders()
/external/mesa3d/src/amd/common/
Dac_nir_to_llvm.c108 LLVMValueRef tcs_out_offsets; member
459 unpack_param(&ctx->ac, ctx->tcs_out_offsets, 0, 16), in get_tcs_out_patch0_offset()
467 unpack_param(&ctx->ac, ctx->tcs_out_offsets, 16, 16), in get_tcs_out_patch0_patch_data_offset()
878 &ctx->tcs_out_offsets); in create_function()
903 &ctx->tcs_out_offsets); in create_function()