Home
last modified time | relevance | path

Searched refs:tiling (Results 1 – 25 of 211) sorted by relevance

123456789

/external/mesa3d/src/mesa/drivers/dri/i915/
Dintel_regions.c111 uint32_t tiling, drm_intel_bo *buffer) in intel_region_alloc_internal() argument
125 region->tiling = tiling; in intel_region_alloc_internal()
133 uint32_t tiling, in intel_region_alloc() argument
147 &tiling, &aligned_pitch, flags); in intel_region_alloc()
152 aligned_pitch, tiling, buffer); in intel_region_alloc()
183 uint32_t bit_6_swizzle, tiling; in intel_region_alloc_for_handle() local
188 ret = drm_intel_bo_get_tiling(buffer, &tiling, &bit_6_swizzle); in intel_region_alloc_for_handle()
197 width, height, pitch, tiling, buffer); in intel_region_alloc_for_handle()
218 uint32_t bit_6_swizzle, tiling; in intel_region_alloc_for_fd() local
223 ret = drm_intel_bo_get_tiling(buffer, &tiling, &bit_6_swizzle); in intel_region_alloc_for_fd()
[all …]
/external/mesa3d/src/intel/isl/
Disl_drm.c34 isl_tiling_to_i915_tiling(enum isl_tiling tiling) in isl_tiling_to_i915_tiling() argument
36 switch (tiling) { in isl_tiling_to_i915_tiling()
58 isl_tiling_from_i915_tiling(uint32_t tiling) in isl_tiling_from_i915_tiling() argument
60 switch (tiling) { in isl_tiling_from_i915_tiling()
78 .tiling = ISL_TILING_LINEAR,
83 .tiling = ISL_TILING_X,
88 .tiling = ISL_TILING_Y0,
93 .tiling = ISL_TILING_Y0,
Disl_gen9.c35 enum isl_tiling tiling, in gen9_calc_std_image_alignment_sa() argument
41 assert(isl_tiling_is_std_y(tiling)); in gen9_calc_std_image_alignment_sa()
44 const uint32_t is_Ys = tiling == ISL_TILING_Ys; in gen9_calc_std_image_alignment_sa()
102 enum isl_tiling tiling, in isl_gen9_choose_image_alignment_el() argument
168 if (isl_tiling_is_std_y(tiling)) { in isl_gen9_choose_image_alignment_el()
170 gen9_calc_std_image_alignment_sa(dev, info, tiling, msaa_layout, in isl_gen9_choose_image_alignment_el()
199 isl_gen8_choose_image_alignment_el(dev, info, tiling, dim_layout, in isl_gen9_choose_image_alignment_el()
Disl.c158 isl_tiling_get_info(enum isl_tiling tiling, in isl_tiling_get_info() argument
165 if (tiling != ISL_TILING_LINEAR && !isl_is_pow2(format_bpb)) { in isl_tiling_get_info()
171 assert(tiling == ISL_TILING_X || tiling == ISL_TILING_Y0); in isl_tiling_get_info()
173 isl_tiling_get_info(tiling, format_bpb / 3, tile_info); in isl_tiling_get_info()
177 switch (tiling) { in isl_tiling_get_info()
215 bool is_Ys = tiling == ISL_TILING_Ys; in isl_tiling_get_info()
264 .tiling = tiling, in isl_tiling_get_info()
324 enum isl_tiling *tiling) in isl_surf_choose_tiling() argument
332 *tiling = ISL_TILING_HIZ; in isl_surf_choose_tiling()
340 *tiling = ISL_TILING_CCS; in isl_surf_choose_tiling()
[all …]
Disl_storage_image.c257 switch (surf->tiling) { in isl_surf_fill_image_param()
264 param->tiling[0] = isl_log2u(512 / cpp); in isl_surf_fill_image_param()
265 param->tiling[1] = isl_log2u(8); in isl_surf_fill_image_param()
282 param->tiling[0] = isl_log2u(16 / cpp); in isl_surf_fill_image_param()
283 param->tiling[1] = isl_log2u(32); in isl_surf_fill_image_param()
303 param->tiling[2] = (ISL_DEV_GEN(dev) < 9 && surf->dim == ISL_SURF_DIM_3D ? in isl_surf_fill_image_param()
Disl_gen6.c30 enum isl_tiling tiling, in isl_gen6_choose_msaa_layout() argument
59 if (tiling == ISL_TILING_LINEAR) in isl_gen6_choose_msaa_layout()
71 enum isl_tiling tiling, in isl_gen6_choose_image_alignment_el() argument
Disl_gen4.c30 enum isl_tiling tiling, in isl_gen4_choose_msaa_layout() argument
94 enum isl_tiling tiling, in isl_gen4_choose_image_alignment_el() argument
101 assert(!isl_tiling_is_std_y(tiling)); in isl_gen4_choose_image_alignment_el()
Disl_gen8.c30 enum isl_tiling tiling, in isl_gen8_choose_msaa_layout() argument
93 enum isl_tiling tiling, in isl_gen8_choose_image_alignment_el() argument
101 assert(!isl_tiling_is_std_y(tiling)); in isl_gen8_choose_image_alignment_el()
Disl_gen7.c51 enum isl_tiling tiling, in isl_gen7_choose_msaa_layout() argument
112 if (tiling == ISL_TILING_LINEAR) in isl_gen7_choose_msaa_layout()
302 enum isl_tiling tiling, in isl_gen7_choose_image_alignment_el() argument
381 if (tiling == ISL_TILING_Y0 && in isl_gen7_choose_image_alignment_el()
Disl.h1015 enum isl_tiling tiling; member
1069 enum isl_tiling tiling; member
1122 enum isl_tiling tiling; member
1540 isl_tiling_is_any_y(enum isl_tiling tiling) in isl_tiling_is_any_y() argument
1542 return (1u << tiling) & ISL_TILING_ANY_Y_MASK; in isl_tiling_is_any_y()
1546 isl_tiling_is_std_y(enum isl_tiling tiling) in isl_tiling_is_std_y() argument
1548 return (1u << tiling) & ISL_TILING_STD_Y_MASK; in isl_tiling_is_std_y()
1552 isl_tiling_to_i915_tiling(enum isl_tiling tiling);
1555 isl_tiling_from_i915_tiling(uint32_t tiling);
1916 isl_tiling_get_intratile_offset_el(enum isl_tiling tiling,
[all …]
Disl_gen6.h36 enum isl_tiling tiling,
42 enum isl_tiling tiling,
Disl_gen8.h36 enum isl_tiling tiling,
42 enum isl_tiling tiling,
/external/tensorflow/tensorflow/compiler/xla/g3doc/
Dtiled_layout.md10 Figure 1 shows how an array F32[3,5] is laid out in memory with 2x2 tiling. A
13 after the colon indicates tiling of the physical dimensions by a 2x2 tile.
16 elements are then laid out without tiling, as in the example above, where the
24 ## Linear index formulas for tiling given a shape and a tile
26 Without tiling, an element e=(e<sub>n</sub>, e<sub>n-1</sub>, ... ,
38 of dimensions as the array. In XLA's implementation of tiling, this is
40 dimensions unchanged and applying the tiling only to the most minor dimensions,
41 so that the tiling that is specified mentions a suffix of the physical
44 When tiling of size (t<sub>n</sub>, t<sub>n-1</sub>, ... , t<sub>1</sub>) is
70 tiles are laid out recursively without tiling.
[all …]
/external/minigbm/
Di915.c94 combo->metadata.tiling == I915_TILING_X) { in i915_add_kms_item()
126 metadata.tiling = I915_TILING_NONE; in i915_add_combinations()
163 metadata.tiling = I915_TILING_X; in i915_add_combinations()
174 metadata.tiling = I915_TILING_Y; in i915_add_combinations()
206 static int i915_align_dimensions(struct bo *bo, uint32_t tiling, uint32_t *stride, in i915_align_dimensions() argument
213 switch (tiling) { in i915_align_dimensions()
320 if (bo->tiling != I915_TILING_NONE) in i915_bo_from_format()
323 ret = i915_align_dimensions(bo, bo->tiling, &stride, &plane_height); in i915_bo_from_format()
348 bo->tiling = I915_TILING_NONE; in i915_bo_create_for_modifier()
351 bo->tiling = I915_TILING_X; in i915_bo_create_for_modifier()
[all …]
Dtegra.c185 metadata.tiling = NV_MEM_KIND_PITCH; in tegra_init()
199 metadata.tiling = NV_MEM_KIND_C32_2CRA; in tegra_init()
256 bo->tiling = (kind & 0xff) | ((block_height_log2 & 0xf) << 8); in tegra_bo_create()
257 bo->format_modifiers[0] = fourcc_mod_code(NV, bo->tiling); in tegra_bo_create()
285 bo->tiling = NV_MEM_KIND_PITCH; in tegra_bo_import()
287 bo->tiling = NV_MEM_KIND_C32_2CRA; in tegra_bo_import()
294 bo->format_modifiers[0] = fourcc_mod_code(NV, bo->tiling); in tegra_bo_import()
316 if ((bo->tiling & 0xFF) == NV_MEM_KIND_C32_2CRA && addr != MAP_FAILED) { in tegra_bo_map()
/external/deqp/external/vulkancts/modules/vulkan/ycbcr/
DvktYCbCrFormatTests.cpp80 VkImageTiling tiling, in createTestImage() argument
94 tiling, in createTestImage()
232 VkImageTiling tiling; member
245 , tiling (tiling_) in TestParameters()
254 , tiling (VK_IMAGE_TILING_OPTIMAL) in TestParameters()
279 checkImageSupport(context, params.format, params.flags, params.tiling); in checkSupport()
305 const VkImageTiling tiling = params.tiling; in testFormat() local
308 …> image (createTestImage(vkd, device, format, size, createFlags, tiling, mappedMemory ? VK… in testFormat()
376 params.tiling, in testFormat()
551 const VkImageTiling tiling = tilings[tilingNdx].value; in populatePerFormatGroup() local
[all …]
DvktYCbCrConversionTests.cpp343 vk::VkImageTiling tiling) in createImage() argument
357 tiling, in createImage()
1194 const vk::VkImageTiling tiling (imageTilings[tilingNdx].value); in initTests() local
1200 …const TestConfig config (shaderType, format, tiling, textureFilter, vk::VK_SAMPLER_ADDRESS_M… in initTests()
1233 const vk::VkImageTiling tiling (imageTilings[tilingNdx].value); in initTests() local
1237 …const TestConfig config (shaderType, format, tiling, textureFilter, vk::VK_SAMPLER_ADDRESS_MO… in initTests()
1288 const vk::VkImageTiling tiling (imageTilings[tilingNdx].value); in initTests() local
1293 …const TestConfig config (shaderType, format, tiling, vk::VK_FILTER_NEAREST, vk::VK_SAMPLER_AD… in initTests()
1318 const vk::VkImageTiling tiling (imageTilings[tilingNdx].value); in initTests() local
1322 …const TestConfig config (shaderType, format, tiling, vk::VK_FILTER_NEAREST, vk::VK_SAMPLER_ADD… in initTests()
[all …]
/external/mesa3d/src/gallium/drivers/vc5/
Dvc5_rcl.c62 load.memory_format = surf->tiling; in load_general()
65 if (surf->tiling == VC5_TILING_UIF_NO_XOR || in load_general()
66 surf->tiling == VC5_TILING_UIF_XOR) { in load_general()
74 } else if (surf->tiling == VC5_TILING_RASTER) { in load_general()
125 store.memory_format = surf->tiling; in store_general()
128 if (surf->tiling == VC5_TILING_UIF_NO_XOR || in store_general()
129 surf->tiling == VC5_TILING_UIF_XOR) { in store_general()
137 } else if (surf->tiling == VC5_TILING_RASTER) { in store_general()
499 if (surf->tiling == VC5_TILING_UIF_NO_XOR || in v3dX()
500 surf->tiling == VC5_TILING_UIF_XOR) { in v3dX()
[all …]
Dvc5_resource.c85 i, tiling_descriptions[slice->tiling], in vc5_debug_resource_layout()
135 slice->tiling, rsc->cpp, in vc5_resource_transfer_unmap()
267 slice->tiling, rsc->cpp, in vc5_resource_transfer_map()
372 slice->tiling = VC5_TILING_RASTER; in vc5_setup_slices()
379 slice->tiling = VC5_TILING_LINEARTILE; in vc5_setup_slices()
384 slice->tiling = VC5_TILING_UBLINEAR_1_COLUMN; in vc5_setup_slices()
389 slice->tiling = VC5_TILING_UBLINEAR_2_COLUMN; in vc5_setup_slices()
393 slice->tiling = VC5_TILING_UIF_NO_XOR; in vc5_setup_slices()
674 surface->tiling = slice->tiling; in vc5_create_surface()
681 separate_stencil_slice->tiling; in vc5_create_surface()
[all …]
/external/deqp/external/vulkancts/modules/vulkan/api/
DvktApiBufferAndImageAllocationUtil.cpp115 VkImageTiling tiling) const in createTestImage()
132 tiling, // VkImageTiling tiling; in createTestImage()
133 …(vk::VkImageUsageFlags)((tiling == VK_IMAGE_TILING_LINEAR) ? VK_IMAGE_USAGE_TRANSFER_SRC_BIT | VK_… in createTestImage()
153 VkImageTiling tiling) const in createTestImage()
180 tiling, // VkImageTiling tiling; in createTestImage()
181 …(vk::VkImageUsageFlags)((tiling == VK_IMAGE_TILING_LINEAR) ? VK_IMAGE_USAGE_TRANSFER_SRC_BIT | VK_… in createTestImage()
DvktApiBufferAndImageAllocationUtil.hpp93 VkImageTiling tiling = VK_IMAGE_TILING_OPTIMAL) const = 0;
106 VkImageTiling tiling = VK_IMAGE_TILING_OPTIMAL) const; // override
119 VkImageTiling tiling = VK_IMAGE_TILING_OPTIMAL) const; // override
/external/libdrm/tegra/
Dtegra.c337 struct drm_tegra_bo_tiling *tiling) in drm_tegra_bo_get_tiling() argument
354 if (tiling) { in drm_tegra_bo_get_tiling()
355 tiling->mode = args.mode; in drm_tegra_bo_get_tiling()
356 tiling->value = args.value; in drm_tegra_bo_get_tiling()
363 const struct drm_tegra_bo_tiling *tiling) in drm_tegra_bo_set_tiling() argument
374 args.mode = tiling->mode; in drm_tegra_bo_set_tiling()
375 args.value = tiling->value; in drm_tegra_bo_set_tiling()
/external/mesa3d/src/gallium/drivers/i915/
Di915_state_static.c79 buf_3d_tiling_bits(enum i915_winsys_buffer_tile tiling) in buf_3d_tiling_bits() argument
83 switch (tiling) { in buf_3d_tiling_bits()
110 buf_3d_tiling_bits(tex->tiling); in update_framebuffer()
135 buf_3d_tiling_bits(tex->tiling); in update_framebuffer()
218 if (is->is_i945 && tex->tiling != I915_TILE_NONE in update_dst_buf_vars()
/external/mesa3d/src/gallium/winsys/i915/drm/
Di915_drm_buffer.c57 enum i915_winsys_buffer_tile *tiling, in i915_drm_buffer_create_tiled() argument
63 uint32_t tiling_mode = *tiling; in i915_drm_buffer_create_tiled()
81 *tiling = tiling_mode; in i915_drm_buffer_create_tiled()
94 enum i915_winsys_buffer_tile *tiling, in i915_drm_buffer_from_handle() argument
129 *tiling = tile; in i915_drm_buffer_from_handle()
/external/skqp/src/gpu/vk/
DGrVkImage.h158 Resource(VkImage image, const GrVkAlloc& alloc, VkImageTiling tiling) in Resource() argument
161 , fImageTiling(tiling) {} in Resource()
216 BorrowedResource(VkImage image, const GrVkAlloc& alloc, VkImageTiling tiling) in BorrowedResource() argument
217 : Resource(image, alloc, tiling) { in BorrowedResource()

123456789