| /external/u-boot/arch/nds32/cpu/n1213/ag101/ |
| D | timer.c | 20 struct fttmr010 *tmr = (struct fttmr010 *)CONFIG_FTTMR010_BASE; in timer_init() local
26 writel(0, &tmr->cr); in timer_init()
34 writel(TIMER_LOAD_VAL, &tmr->timer3_load); in timer_init()
35 writel(TIMER_LOAD_VAL, &tmr->timer3_counter); in timer_init()
36 writel(0, &tmr->timer3_match1); in timer_init()
37 writel(0, &tmr->timer3_match2); in timer_init()
43 &tmr->interrupt_mask); in timer_init()
45 cr = readl(&tmr->cr); in timer_init()
50 writel(cr, &tmr->cr); in timer_init()
67 struct fttmr010 *tmr = (struct fttmr010 *)CONFIG_FTTMR010_BASE; in reset_timer_masked() local
[all …]
|
| /external/ltp/testcases/kernel/syscalls/timerfd/ |
| D | timerfd01.c | 81 void set_timespec(struct timespec *tmr, unsigned long long ustime) in set_timespec() argument
84 tmr->tv_sec = (time_t) (ustime / 1000000ULL); in set_timespec()
85 tmr->tv_nsec = (long)(1000ULL * (ustime % 1000000ULL)); in set_timespec()
140 struct itimerspec tmr; in main() local
161 set_timespec(&tmr.it_value, 500 * 1000); in main()
162 set_timespec(&tmr.it_interval, 0); in main()
170 if (timerfd_settime(tfd, 0, &tmr, NULL)) { in main()
186 set_timespec(&tmr.it_value, tnow + 500 * 1000); in main()
187 set_timespec(&tmr.it_interval, 0); in main()
188 if (timerfd_settime(tfd, TFD_TIMER_ABSTIME, &tmr, NULL)) { in main()
[all …]
|
| /external/u-boot/arch/microblaze/cpu/ |
| D | timer.c | 16 microblaze_timer_t *tmr; variable
20 if (tmr) in get_timer()
29 if (tmr) { in __udelay()
40 tmr->control = tmr->control | TIMER_INTERRUPT; in timer_isr()
62 tmr = (microblaze_timer_t *)base; in timer_init()
78 if (tmr && preload && irq >= 0) { in timer_init()
79 tmr->loadreg = preload; in timer_init()
80 tmr->control = TIMER_INTERRUPT | TIMER_RESET; in timer_init()
81 tmr->control = TIMER_ENABLE | TIMER_ENABLE_INTR |\ in timer_init()
84 ret = install_interrupt_handler (irq, timer_isr, (void *)tmr); in timer_init()
[all …]
|
| /external/u-boot/arch/m68k/lib/ |
| D | time.c | 46 timerp->tmr = DTIM_DTMR_RST_RST; in __udelay()
49 timerp->tmr = in __udelay()
87 timerp->tmr = DTIM_DTMR_RST_RST; in timer_init()
98 timerp->tmr = CONFIG_SYS_TIMER_PRESCALER | DTIM_DTMR_CLK_DIV1 | in timer_init()
|
| /external/perfetto/src/traced/probes/ftrace/test/data/android_walleye_OPM5.171019.017.A1_4.4.88/events/msm_low_power/cpu_pred_hist/ |
| D | format | 12 field:u32 tmr; offset:20; size:4; signed:0;
14 print fmt: "idx:%d resi:%u sample:%u tmr:%u", REC->idx, REC->resi, REC->sample, REC->tmr
|
| /external/perfetto/src/traced/probes/ftrace/test/data/android_walleye_OPM5.171019.017.A1_4.4.88/events/msm_low_power/cluster_pred_hist/ |
| D | format | 13 field:u32 tmr; offset:28; size:4; signed:0;
15 print fmt: "name:%s idx:%d resi:%u sample:%u tmr:%u", REC->name, REC->idx, REC->resi, REC->sample, …
|
| /external/ltp/testcases/open_posix_testsuite/conformance/interfaces/fork/ |
| D | 18-1.c | 67 timer_t tmr; in main() local
84 ret = timer_create(CLOCK_REALTIME, &se, &tmr); in main()
99 ret = timer_settime(tmr, 0, &it, NULL); in main()
|
| /external/u-boot/arch/arm/mach-orion5x/ |
| D | timer.c | 25 struct orion5x_tmr_val tmr[2]; member
37 #define CNTMR_RELOAD_REG(tmrnum) (&orion5x_tmr_regs->tmr[tmrnum].reload)
38 #define CNTMR_VAL_REG(tmrnum) (&orion5x_tmr_regs->tmr[tmrnum].val)
|
| /external/u-boot/arch/m68k/include/asm/ |
| D | timer.h | 21 u16 tmr; /* 0x00 Mode register */ member
33 u16 tmr; /* 0x00 Mode register */
|
| /external/u-boot/drivers/ddr/altera/ |
| D | sdram_arria10.c | 122 u32 tmr; in ddr_wait_bit() local
124 for (tmr = 0; tmr < timeout_usec; tmr += 100) { in ddr_wait_bit()
|
| /external/lua/src/ |
| D | loslib.c | 288 struct tm tmr, *stm; in os_date() local
290 stm = l_gmtime(&t, &tmr); in os_date()
294 stm = l_localtime(&t, &tmr); in os_date()
|
| /external/u-boot/arch/arm/mach-sunxi/ |
| D | dram_sunxi_dw.c | 140 writel(399, &mctl_com->tmr); in mctl_set_master_priority_a64()
167 writel(399, &mctl_com->tmr); in mctl_set_master_priority_h5()
195 writel(399, &mctl_com->tmr); in mctl_set_master_priority_r40()
|
| /external/ltp/testcases/open_posix_testsuite/Documentation/ |
| D | COVERAGE.timers | 2 Area-Code: tmr
|
| D | HOWTO_Coverage | 51 such as "tmr" or "sig".
|
| /external/u-boot/arch/arm/include/asm/arch-sunxi/ |
| D | dram_sunxi_dw.h | 21 u32 tmr; /* 0x0c (unused on H3) */ member
|
| /external/u-boot/doc/device-tree-bindings/clock/ |
| D | nvidia,tegra20-car.txt | 33 5 tmr
|
| /external/u-boot/ |
| D | README | 4602 …tgcr @ 0xfff00980, tmr @ 0xfff00990, trr @ 0xfff00994, tcr @ 0xfff00998, tcn @ 0xfff0099c, ter @ 0…
4609 tgcr=0x1, tmr=0xff1c, trr=0x3d09, tcr=0x0, tcn=0xef6, ter=0x0
4612 tgcr=0x1, tmr=0xff1c, trr=0x3d09, tcr=0x0, tcn=0x2ad4, ter=0x0
4615 tgcr=0x1, tmr=0xff1c, trr=0x3d09, tcr=0x0, tcn=0x1efc, ter=0x0
4618 tgcr=0x1, tmr=0xff1c, trr=0x3d09, tcr=0x0, tcn=0x169d, ter=0x0
|
| /external/cldr/tools/java/org/unicode/cldr/util/data/languages/ |
| D | entityToCode.tsv | 1880 http://www.wikidata.org/entity/Q33407 tmr
|
| /external/cldr/tools/java/org/unicode/cldr/util/data/ |
| D | iso-639-3_Name_Index.tab | 6695 tmr Jewish Babylonian Aramaic (ca. 200-1200 CE) Aramaic, Jewish Babylonian (ca. 200-1200 CE)
|
| D | iso-639-3.tab | 6438 tmr I E Jewish Babylonian Aramaic (ca. 200-1200 CE)
|
| D | language-subtag-registry | 34663 Subtag: tmr
|