Home
last modified time | relevance | path

Searched refs:ubfm (Results 1 – 24 of 24) sorted by relevance

/external/llvm/test/CodeGen/AArch64/
Darm64-bitfield-extract.ll111 ; lsr is an alias of ubfm
132 ; lsl is an alias of ubfm
154 ; lsr is an alias of ubfm
176 ; lsr is an alias of ubfm
197 ; lsl is an alias of ubfm
217 ; lsl is an alias of ubfm
246 ; lsr is an alias of ubfm
269 ; lsr is an alias of ubfm
292 ; lsr is an alias of ubfm
295 ; lsl is an alias of ubfm
[all …]
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AArch64/
Darm64-bitfield-extract.ll111 ; lsr is an alias of ubfm
132 ; lsl is an alias of ubfm
154 ; lsr is an alias of ubfm
176 ; lsr is an alias of ubfm
197 ; lsl is an alias of ubfm
217 ; lsl is an alias of ubfm
246 ; lsr is an alias of ubfm
269 ; lsr is an alias of ubfm
292 ; lsr is an alias of ubfm
295 ; lsl is an alias of ubfm
[all …]
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/AArch64/
Darm64-bitfield-encoding.s12 ubfm w1, w2, #1, #15
13 ubfm x1, x2, #1, #15
Dbasic-a64-diagnostics.s803 ubfm w3, w5, #32, #1
804 ubfm w7, w11, #19, #32
805 ubfm x29, x30, #64, #0
806 ubfm x10, x20, #63, #64
Dbasic-a64-instructions.s966 ubfm x4, x5, #12, #10
967 ubfm xzr, x4, #0, #0
968 ubfm x4, xzr, #63, #5
969 ubfm x5, x6, #12, #63
/external/llvm/test/MC/AArch64/
Darm64-bitfield-encoding.s12 ubfm w1, w2, #1, #15
13 ubfm x1, x2, #1, #15
Dbasic-a64-diagnostics.s798 ubfm w3, w5, #32, #1
799 ubfm w7, w11, #19, #32
800 ubfm x29, x30, #64, #0
801 ubfm x10, x20, #63, #64
Dbasic-a64-instructions.s966 ubfm x4, x5, #12, #10
967 ubfm xzr, x4, #0, #0
968 ubfm x4, xzr, #63, #5
969 ubfm x5, x6, #12, #63
/external/u-boot/arch/arm/cpu/armv8/fsl-layerscape/
Dlowlevel.S461 ubfm x1, x0, #8, #15
462 ubfm x2, x0, #0, #1
464 ubfm x9, x0, #0, #15 /* x9 contains MPIDR[15:0] */
532 ubfm x1, x0, #8, #15
533 ubfm x2, x0, #0, #1
/external/u-boot/arch/arm/cpu/armv8/
Dcache.S161 ubfm x3, x3, #16, #19
/external/v8/src/arm64/
Dassembler-arm64.h1370 void ubfm(const Register& rd, const Register& rn, int immr, int imms);
1428 ubfm(rd, rn, (reg_size - shift) % reg_size, reg_size - shift - 1); in lsl()
1434 ubfm(rd, rn, shift, rd.SizeInBits() - 1); in lsr()
1441 ubfm(rd, rn, (rd.SizeInBits() - lsb) & (rd.SizeInBits() - 1), width - 1); in ubfiz()
1448 ubfm(rd, rn, lsb, lsb + width - 1); in ubfx()
1453 ubfm(rd, rn, 0, 7); in uxtb()
1458 ubfm(rd, rn, 0, 15); in uxth()
1463 ubfm(rd, rn, 0, 31); in uxtw()
Dassembler-arm64.cc1325 void Assembler::ubfm(const Register& rd, const Register& rn, int immr, in ubfm() function in v8::internal::Assembler
4301 case UXTW: ubfm(rd, rn_, non_shift_bits, high_bit); break; in EmitExtendShift()
/external/vixl/doc/
Dchangelog.md39 + MacroAssembler support for `bfm`, `ubfm` and `sbfm`.
/external/vixl/src/aarch64/
Dassembler-aarch64.h737 void ubfm(const Register& rd,
815 ubfm(rd, rn, (reg_size - shift) % reg_size, reg_size - shift - 1); in lsl()
821 ubfm(rd, rn, shift, rd.GetSizeInBits() - 1); in lsr()
831 ubfm(rd, in ubfiz()
844 ubfm(rd, rn, lsb, lsb + width - 1); in ubfx()
848 void uxtb(const Register& rd, const Register& rn) { ubfm(rd, rn, 0, 7); } in uxtb()
851 void uxth(const Register& rd, const Register& rn) { ubfm(rd, rn, 0, 15); } in uxth()
854 void uxtw(const Register& rd, const Register& rn) { ubfm(rd, rn, 0, 31); } in uxtw()
Dassembler-aarch64.cc682 void Assembler::ubfm(const Register& rd, in ubfm() function in vixl::aarch64::Assembler
5333 ubfm(rd, rn_, non_shift_bits, high_bit); in EmitExtendShift()
Dmacro-assembler-aarch64.h2431 ubfm(rd, rn, immr, imms); in Ubfm()
/external/capstone/suite/MC/AArch64/
Dbasic-a64-instructions.s.cs392 0xa4,0x28,0x4c,0xd3 = ubfm x4, x5, #12, #10
393 0x9f,0x00,0x40,0xd3 = ubfm xzr, x4, #0, #0
394 0xe4,0x17,0x7f,0xd3 = ubfm x4, xzr, #63, #5
395 0xc5,0xfc,0x4c,0xd3 = ubfm x5, x6, #12, #63
/external/vixl/test/aarch64/
Dtest-trace-aarch64.cc357 __ ubfm(w28, w29, 14, 15); in GenerateTestSequenceBase() local
358 __ ubfm(x2, x3, 1, 2); in GenerateTestSequenceBase() local
Dtest-cpu-features-aarch64.cc516 TEST_NONE(ubfm_0, ubfm(w0, w1, 18, 3))
517 TEST_NONE(ubfm_1, ubfm(x0, x1, 54, 30))
Dtest-assembler-aarch64.cc10348 TEST(ubfm) { in TEST() argument
/external/vixl/doc/aarch64/
Dsupported-instructions-aarch64.md1321 void ubfm(const Register& rd,
/external/llvm/lib/Target/AArch64/
DAArch64InstrInfo.td1006 defm UBFM : BitfieldImm<0b10, "ubfm">;
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/
DAArch64InstrInfo.td1202 defm UBFM : BitfieldImm<0b10, "ubfm">;
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/AArch64/
DAArch64GenAsmMatcher.inc11931 "\005uaddw\006uaddw2\004ubfm\005ucvtf\004udiv\005udivr\004udot\005uhadd\005"
17866 …{ 5378 /* ubfm */, AArch64::UBFMWri, Convert__Reg1_0__Reg1_1__Imm0_311_2__Imm0_311_3, 0, { MCK_GPR…
17867 …{ 5378 /* ubfm */, AArch64::UBFMXri, Convert__Reg1_0__Reg1_1__Imm0_631_2__Imm0_631_3, 0, { MCK_GPR…
24335 …{ 5378 /* ubfm */, AArch64::UBFMWri, Convert__Reg1_0__Reg1_1__Imm0_311_2__Imm0_311_3, 0, { MCK_GPR…
24336 …{ 5378 /* ubfm */, AArch64::UBFMXri, Convert__Reg1_0__Reg1_1__Imm0_631_2__Imm0_631_3, 0, { MCK_GPR…