Home
last modified time | relevance | path

Searched refs:undef (Results 1 – 25 of 8624) sorted by relevance

12345678910>>...345

/external/jemalloc/include/jemalloc/internal/
Dprivate_unnamespace.h1 #undef a0dalloc
2 #undef a0get
3 #undef a0malloc
4 #undef arena_aalloc
5 #undef arena_alloc_junk_small
6 #undef arena_basic_stats_merge
7 #undef arena_bin_index
8 #undef arena_bin_info
9 #undef arena_bitselm_get_const
10 #undef arena_bitselm_get_mutable
[all …]
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/Hexagon/autohvx/
Dalign-128b.ll6undef, <256 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, …
13undef, <256 x i32> <i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11,…
20undef, <256 x i32> <i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12…
27undef, <256 x i32> <i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 1…
34undef, <256 x i32> <i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 …
41undef, <256 x i32> <i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32…
48undef, <256 x i32> <i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15, i3…
55undef, <256 x i32> <i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15, i32 16, i…
63undef, <256 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15, i32 16, i32 17, …
71undef, <256 x i32> <i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15, i32 16, i32 17, i32 18,…
[all …]
Dalign-64b.ll6undef, <128 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, …
13undef, <128 x i32> <i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11,…
20undef, <128 x i32> <i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12…
27undef, <128 x i32> <i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 1…
34undef, <128 x i32> <i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 …
41undef, <128 x i32> <i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32…
48undef, <128 x i32> <i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15, i3…
55undef, <128 x i32> <i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15, i32 16, i…
63undef, <128 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15, i32 16, i32 17, …
71undef, <128 x i32> <i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15, i32 16, i32 17, i32 18,…
[all …]
Dcontract-128b.ll6undef, <256 x i32> <i32 0, i32 128, i32 2, i32 130, i32 4, i32 132, i32 6, i32 134, i32 8, i32 136…
13undef, <256 x i32> <i32 1, i32 129, i32 3, i32 131, i32 5, i32 133, i32 7, i32 135, i32 9, i32 137…
20undef, <256 x i32> <i32 0, i32 1, i32 128, i32 129, i32 4, i32 5, i32 132, i32 133, i32 8, i32 9, …
27undef, <256 x i32> <i32 2, i32 3, i32 130, i32 131, i32 6, i32 7, i32 134, i32 135, i32 10, i32 11…
34undef, <256 x i32> <i32 0, i32 2, i32 4, i32 6, i32 8, i32 10, i32 12, i32 14, i32 16, i32 18, i32…
41undef, <256 x i32> <i32 1, i32 3, i32 5, i32 7, i32 9, i32 11, i32 13, i32 15, i32 17, i32 19, i32…
48undef, <256 x i32> <i32 0, i32 1, i32 4, i32 5, i32 8, i32 9, i32 12, i32 13, i32 16, i32 17, i32 …
55undef, <256 x i32> <i32 2, i32 3, i32 6, i32 7, i32 10, i32 11, i32 14, i32 15, i32 18, i32 19, i3…
62undef, <256 x i32> <i32 0, i32 4, i32 8, i32 12, i32 16, i32 20, i32 24, i32 28, i32 32, i32 36, i…
Dalign2-128b.ll7undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32…
15undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32…
23undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32…
31undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32…
39undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32…
47undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32…
55undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32…
63undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32…
72undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32…
81undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32…
[all …]
Dcontract-64b.ll6undef, <128 x i32> <i32 0, i32 64, i32 2, i32 66, i32 4, i32 68, i32 6, i32 70, i32 8, i32 72, i32…
13undef, <128 x i32> <i32 1, i32 65, i32 3, i32 67, i32 5, i32 69, i32 7, i32 71, i32 9, i32 73, i32…
20undef, <128 x i32> <i32 0, i32 1, i32 64, i32 65, i32 4, i32 5, i32 68, i32 69, i32 8, i32 9, i32 …
27undef, <128 x i32> <i32 2, i32 3, i32 66, i32 67, i32 6, i32 7, i32 70, i32 71, i32 10, i32 11, i3…
34undef, <128 x i32> <i32 0, i32 2, i32 4, i32 6, i32 8, i32 10, i32 12, i32 14, i32 16, i32 18, i32…
41undef, <128 x i32> <i32 1, i32 3, i32 5, i32 7, i32 9, i32 11, i32 13, i32 15, i32 17, i32 19, i32…
48undef, <128 x i32> <i32 0, i32 1, i32 4, i32 5, i32 8, i32 9, i32 12, i32 13, i32 16, i32 17, i32 …
55undef, <128 x i32> <i32 2, i32 3, i32 6, i32 7, i32 10, i32 11, i32 14, i32 15, i32 18, i32 19, i3…
62undef, <128 x i32> <i32 0, i32 4, i32 8, i32 12, i32 16, i32 20, i32 24, i32 28, i32 32, i32 36, i…
Dalign2-64b.ll7undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32…
15undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32…
23undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32…
31undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32…
39undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32…
47undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32…
55undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32…
63undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32…
72undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32…
81undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32…
[all …]
/external/toybox/generated/
Dflags.h1 #undef FORCED_FLAG
2 #undef FORCED_FLAGLL
12 #undef OPTSTR_acpi
15 #undef CLEANUP_acpi
16 #undef FOR_acpi
17 #undef FLAG_V
18 #undef FLAG_t
19 #undef FLAG_c
20 #undef FLAG_b
21 #undef FLAG_a
[all …]
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AArch64/
Dfast-isel-sp-adjust.ll22 call void @bar(i64 undef, i64 undef, i64 undef, i64 undef,
23 i64 undef, i64 undef, i64 undef, i64 undef, ; All regs gone.
24 i64 undef, i64 undef, i64 undef, i64 undef, ; sp + 32
25 i64 undef, i64 undef, i64 undef, i64 undef, ; sp + 64
26 i64 undef, i64 undef, i64 undef, i64 undef,
27 i64 undef, i64 undef, i64 undef, i64 undef, ; sp + 128
28 i64 undef, i64 undef, i64 undef, i64 undef,
29 i64 undef, i64 undef, i64 undef, i64 undef,
30 i64 undef, i64 undef, i64 undef, i64 undef,
31 i64 undef, i64 undef, i64 undef, i64 undef, ; sp + 256
[all …]
/external/python/cpython2/RISCOS/
Dpyconfig.h10 #undef _ALL_SOURCE
15 #undef __CHAR_UNSIGNED__
19 #undef const
22 #undef gid_t
25 #undef HAVE_TM_ZONE
29 #undef HAVE_TZNAME
32 #undef mode_t
35 #undef off_t
38 #undef pid_t
42 #undef _POSIX_1_SOURCE
[all …]
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AMDGPU/
Dscratch-simple.ll22undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, …
23undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, …
34undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, …
35undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, …
45undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, …
46undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, …
62undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, …
63undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, …
77undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, …
78undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, …
[all …]
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/ARM/
Dvldm-sched-a9.ll14undef, <16 x i64> <i64 15, i64 16, i64 undef, i64 undef, i64 undef, i64 undef, i64 undef, i64 unde…
15 store <16 x i64> %vecinit285, <16 x i64>* undef, align 128
16 %0 = load i64, i64* undef, align 8
17 %vecinit379 = insertelement <16 x i64> undef, i64 %0, i32 9
18 %1 = load i64, i64* undef, align 8
19 %vecinit419 = insertelement <16 x i64> undef, i64 %1, i32 15
20 store <16 x i64> %vecinit419, <16 x i64>* undef, align 128
21 %vecinit579 = insertelement <16 x i64> undef, i64 0, i32 4
22undef, i64 undef, i64 undef, i64 undef, i64 undef, i64 undef, i64 undef, i64 undef, i64 undef, i64…
23 %vecinit584 = insertelement <16 x i64> %vecinit582, i64 undef, i32 9
[all …]
/external/llvm/test/CodeGen/ARM/
Dvldm-sched-a9.ll14undef, <16 x i64> <i64 15, i64 16, i64 undef, i64 undef, i64 undef, i64 undef, i64 undef, i64 unde…
15 store <16 x i64> %vecinit285, <16 x i64>* undef, align 128
16 %0 = load i64, i64* undef, align 8
17 %vecinit379 = insertelement <16 x i64> undef, i64 %0, i32 9
18 %1 = load i64, i64* undef, align 8
19 %vecinit419 = insertelement <16 x i64> undef, i64 %1, i32 15
20 store <16 x i64> %vecinit419, <16 x i64>* undef, align 128
21 %vecinit579 = insertelement <16 x i64> undef, i64 0, i32 4
22undef, i64 undef, i64 undef, i64 undef, i64 undef, i64 undef, i64 undef, i64 undef, i64 undef, i64…
23 %vecinit584 = insertelement <16 x i64> %vecinit582, i64 undef, i32 9
[all …]
/external/strace/
Dioctl_redefs1.h2 # undef AGPIOC_ALLOCATE
6 # undef AGPIOC_BIND
10 # undef AGPIOC_INFO
14 # undef AGPIOC_PROTECT
18 # undef AGPIOC_RESERVE
22 # undef AGPIOC_SETUP
26 # undef AGPIOC_UNBIND
30 # undef ASHMEM_SET_PROT_MASK
34 # undef ASHMEM_SET_SIZE
38 # undef ATM_ADDADDR
[all …]
Dioctl_redefs2.h2 # undef AGPIOC_ALLOCATE
6 # undef AGPIOC_BIND
10 # undef AGPIOC_INFO
14 # undef AGPIOC_PROTECT
18 # undef AGPIOC_RESERVE
22 # undef AGPIOC_SETUP
26 # undef AGPIOC_UNBIND
30 # undef ASHMEM_SET_PROT_MASK
34 # undef ASHMEM_SET_SIZE
38 # undef ATM_ADDADDR
[all …]
/external/swiftshader/third_party/llvm-7.0/llvm/test/Analysis/CostModel/SystemZ/
Dint-arith.ll4 ; extracts, due to the undef operands.
7 %res0 = add i8 undef, undef
8 %res1 = add i16 undef, undef
9 %res2 = add i32 undef, undef
10 %res3 = add i64 undef, undef
11 %res4 = add <2 x i8> undef, undef
12 %res5 = add <2 x i16> undef, undef
13 %res6 = add <2 x i32> undef, undef
14 %res7 = add <2 x i64> undef, undef
15 %res8 = add <4 x i8> undef, undef
[all …]
Dlogical.ll4 %res0 = and i8 undef, undef
5 %res1 = and i16 undef, undef
6 %res2 = and i32 undef, undef
7 %res3 = and i64 undef, undef
8 %res4 = and <2 x i8> undef, undef
9 %res5 = and <2 x i16> undef, undef
10 %res6 = and <2 x i32> undef, undef
11 %res7 = and <2 x i64> undef, undef
12 %res8 = and <4 x i8> undef, undef
13 %res9 = and <4 x i16> undef, undef
[all …]
Dfp-arith.ll7 ; extracts, due to the undef operands
12 %res0 = fadd float undef, undef
13 %res1 = fadd double undef, undef
14 %res2 = fadd fp128 undef, undef
15 %res3 = fadd <2 x float> undef, undef
16 %res4 = fadd <2 x double> undef, undef
17 %res5 = fadd <4 x float> undef, undef
18 %res6 = fadd <4 x double> undef, undef
19 %res7 = fadd <8 x float> undef, undef
20 %res8 = fadd <8 x double> undef, undef
[all …]
/external/v8/src/objects/
Dobject-macros-undef.h7 #undef DECL_PRIMITIVE_ACCESSORS
8 #undef DECL_BOOLEAN_ACCESSORS
9 #undef DECL_INT_ACCESSORS
10 #undef DECL_ACCESSORS
11 #undef DECL_CAST
12 #undef CAST_ACCESSOR
13 #undef INT_ACCESSORS
14 #undef ACCESSORS_CHECKED2
15 #undef ACCESSORS_CHECKED
16 #undef ACCESSORS
[all …]
/external/skqp/src/sksl/
DSkSLLexer.h18 #undef END_OF_FILE
20 #undef FLOAT_LITERAL
22 #undef INT_LITERAL
24 #undef TRUE_LITERAL
26 #undef FALSE_LITERAL
28 #undef IF
30 #undef STATIC_IF
32 #undef ELSE
34 #undef FOR
36 #undef WHILE
[all …]
/external/curl/lib/
Dconfig-riscos.h30 #undef PACKAGE
33 #undef VERSION
36 #undef HAVE_GETPASS
45 #undef HAVE_GETHOSTBYADDR_R_5
48 #undef HAVE_GETHOSTBYADDR_R_7
51 #undef HAVE_GETHOSTBYADDR_R_8
54 #undef HAVE_GETHOSTBYNAME_R_3
57 #undef HAVE_GETHOSTBYNAME_R_5
60 #undef HAVE_GETHOSTBYNAME_R_6
63 #undef NEED_REENTRANT
[all …]
Dconfig-os400.h31 #undef PACKAGE
34 #undef VERSION
37 #undef HAVE_GETPASS
46 #undef HAVE_GETHOSTBYADDR_R_7
49 #undef HAVE_GETHOSTBYADDR_R_8
57 #undef HAVE_GETHOSTBYNAME_R
58 #undef HAVE_GETHOSTBYNAME_R_3
59 #undef HAVE_GETHOSTBYNAME_R_5
60 #undef HAVE_GETHOSTBYNAME_R_6
65 #undef NEED_REENTRANT
[all …]
/external/skia/src/sksl/
DSkSLLexer.h18 #undef END_OF_FILE
20 #undef FLOAT_LITERAL
22 #undef INT_LITERAL
24 #undef TRUE_LITERAL
26 #undef FALSE_LITERAL
28 #undef IF
30 #undef STATIC_IF
32 #undef ELSE
34 #undef FOR
36 #undef WHILE
[all …]
/external/llvm/test/CodeGen/AMDGPU/
Dlocal-stack-slot-bug.ll18undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, …
19undef, float undef, float undef, float undef, float undef, float undef, float undef, float undef, …
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/BinaryFormat/ELFRelocs/
DPowerPC64.def8 // to their corresponding integer values. As a result, we need to undef them
11 #undef R_PPC64_NONE
12 #undef R_PPC64_ADDR32
13 #undef R_PPC64_ADDR24
14 #undef R_PPC64_ADDR16
15 #undef R_PPC64_ADDR16_LO
16 #undef R_PPC64_ADDR16_HI
17 #undef R_PPC64_ADDR16_HA
18 #undef R_PPC64_ADDR14
19 #undef R_PPC64_ADDR14_BRTAKEN
[all …]

12345678910>>...345