Searched refs:win_ctrl_reg (Results 1 – 2 of 2) sorted by relevance
| /external/u-boot/drivers/ddr/marvell/axp/ |
| D | ddr3_init.c | 141 u32 win_ctrl_reg, num_of_win_regs; in ddr3_restore_and_set_final_windows() local
150 win_ctrl_reg = REG_XBAR_WIN_16_CTRL_ADDR; in ddr3_restore_and_set_final_windows()
153 win_ctrl_reg = REG_XBAR_WIN_4_CTRL_ADDR; in ddr3_restore_and_set_final_windows()
159 reg_write((win_ctrl_reg + 0x4 * ui), win_backup[ui]); in ddr3_restore_and_set_final_windows()
200 u32 win_ctrl_reg, win_base_reg, win_remap_reg; in ddr3_save_and_set_training_windows() local
207 win_ctrl_reg = REG_XBAR_WIN_16_CTRL_ADDR; in ddr3_save_and_set_training_windows()
213 win_ctrl_reg = REG_XBAR_WIN_4_CTRL_ADDR; in ddr3_save_and_set_training_windows()
226 win_backup[ui] = reg_read(win_ctrl_reg + 0x4 * ui); in ddr3_save_and_set_training_windows()
250 reg_write(win_ctrl_reg + win_jump_index * tmp_count, in ddr3_save_and_set_training_windows()
|
| /external/u-boot/drivers/ddr/marvell/a38x/ |
| D | mv_ddr_plat.c | 1107 u32 win_ctrl_reg, num_of_win_regs; in ddr3_restore_and_set_final_windows() local
1111 win_ctrl_reg = REG_XBAR_WIN_4_CTRL_ADDR; in ddr3_restore_and_set_final_windows()
1116 reg_write((win_ctrl_reg + 0x4 * ui), win[ui]); in ddr3_restore_and_set_final_windows()
1144 u32 win_ctrl_reg, win_base_reg, win_remap_reg; in ddr3_save_and_set_training_windows() local
1146 win_ctrl_reg = REG_XBAR_WIN_4_CTRL_ADDR; in ddr3_save_and_set_training_windows()
1169 win[ui] = reg_read(win_ctrl_reg + 0x4 * ui); in ddr3_save_and_set_training_windows()
1193 reg_write(win_ctrl_reg + win_jump_index * tmp_count, in ddr3_save_and_set_training_windows()
|