• Home
  • Raw
  • Download

Lines Matching refs:printf

16 	printf("Addr %d            ", n);  in dump_addr()
18 printf("%02X%c", a[i], i == 5 ? '\n' : ' '); in dump_addr()
26 printf("%s\n", name); in dump_timer()
27 printf("\tInit 0x%08X Value 0x%08X\n", r[0], r[1]); in dump_timer()
28 printf("\tTest 0x%02X Control 0x%02X\n", a[8], a[9]); in dump_timer()
56 printf("\n%s (disabled)\n", name); in dump_queue()
60 printf("\n%s\n", name); in dump_queue()
61 printf("---------------\n"); in dump_queue()
62 printf("Descriptor Address 0x%08X%08X\n", in dump_queue()
64 printf("Address Counter 0x%08X%08X\n", in dump_queue()
66 printf("Current Byte Counter %d\n", d->byte_count); in dump_queue()
67 printf("BMU Control/Status 0x%08X\n", d->csr); in dump_queue()
68 printf("Flag & FIFO Address 0x%08X\n", d->flag); in dump_queue()
69 printf("\n"); in dump_queue()
70 printf("Control 0x%08X\n", d->ctl); in dump_queue()
71 printf("Next 0x%08X\n", d->next); in dump_queue()
72 printf("Data 0x%08X%08X\n", in dump_queue()
74 printf("Status 0x%08X\n", d->status); in dump_queue()
75 printf("Timestamp 0x%08X\n", d->timestamp); in dump_queue()
77 printf("Csum1 Offset %4d Position %d\n", in dump_queue()
79 printf("Csum2 Offset %4d Position %d\n", in dump_queue()
82 printf("Csum Start 0x%04X Pos %4d Write %d\n", in dump_queue()
92 printf("\n%s (disabled)\n", name); in dump_ram()
96 printf("\n%s\n", name); in dump_ram()
97 printf("---------------\n"); in dump_ram()
98 printf("Start Address 0x%08X\n", r[0]); in dump_ram()
99 printf("End Address 0x%08X\n", r[1]); in dump_ram()
100 printf("Write Pointer 0x%08X\n", r[2]); in dump_ram()
101 printf("Read Pointer 0x%08X\n", r[3]); in dump_ram()
104 printf("Upper Threshold/Pause Packets 0x%08X\n", r[4]); in dump_ram()
105 printf("Lower Threshold/Pause Packets 0x%08X\n", r[5]); in dump_ram()
106 printf("Upper Threshold/High Priority 0x%08X\n", r[6]); in dump_ram()
107 printf("Lower Threshold/High Priority 0x%08X\n", r[7]); in dump_ram()
109 printf("Packet Counter 0x%08X\n", r[8]); in dump_ram()
110 printf("Level 0x%08X\n", r[9]); in dump_ram()
111 printf("Control 0x%08X\n", r[10]); in dump_ram()
118 printf("\n%s\n", name); in dump_fifo()
119 printf("---------------\n"); in dump_fifo()
120 printf("End Address 0x%08X\n", r[0]); in dump_fifo()
121 printf("Write Pointer 0x%08X\n", r[1]); in dump_fifo()
122 printf("Read Pointer 0x%08X\n", r[2]); in dump_fifo()
123 printf("Packet Counter 0x%08X\n", r[3]); in dump_fifo()
124 printf("Level 0x%08X\n", r[4]); in dump_fifo()
125 printf("Control 0x%08X\n", r[5]); in dump_fifo()
126 printf("Control/Test 0x%08X\n", r[6]); in dump_fifo()
150 printf("\n%s\n", name); in dump_gmac_fifo()
152 printf("%-32s 0x%08X\n", regs[i], r[i]); in dump_gmac_fifo()
160 printf("\nMAC Addresses\n"); in dump_mac()
161 printf("---------------\n"); in dump_mac()
165 printf("\n"); in dump_mac()
167 printf("Connector type 0x%02X (%c)\n", in dump_mac()
169 printf("PMD type 0x%02X (%c)\n", in dump_mac()
171 printf("PHY type 0x%02X\n", r[0x11d]); in dump_mac()
174 printf("Chip Id 0x%02X ", id); in dump_mac()
177 case 0x0a: printf("Genesis"); break; in dump_mac()
178 case 0xb0: printf("Yukon"); break; in dump_mac()
179 case 0xb1: printf("Yukon-Lite"); break; in dump_mac()
180 case 0xb2: printf("Yukon-LP"); break; in dump_mac()
181 case 0xb3: printf("Yukon-2 XL"); break; in dump_mac()
182 case 0xb5: printf("Yukon Extreme"); break; in dump_mac()
183 case 0xb4: printf("Yukon-2 EC Ultra"); break; in dump_mac()
184 case 0xb6: printf("Yukon-2 EC"); break; in dump_mac()
185 case 0xb7: printf("Yukon-2 FE"); break; in dump_mac()
186 case 0xb8: printf("Yukon-2 FE Plus"); break; in dump_mac()
187 case 0xb9: printf("Yukon Supreme"); break; in dump_mac()
188 case 0xba: printf("Yukon Ultra 2"); break; in dump_mac()
189 case 0xbc: printf("Yukon Optima"); break; in dump_mac()
190 default: printf("(Unknown)"); break; in dump_mac()
193 printf(" (rev %d)\n", (r[0x11a] & 0xf0) >> 4); in dump_mac()
195 printf("Ram Buffer 0x%02X\n", r[0x11c]); in dump_mac()
203 printf("%12s address: ", name); in dump_gma()
206 printf(" %02X %02X", a & 0xff, (a >> 8) & 0xff); in dump_gma()
208 printf("\n"); in dump_gma()
213 printf("\n%s\n", name); in dump_gmac()
215 printf("Status 0x%04X\n", *(u16 *) data); in dump_gmac()
216 printf("Control 0x%04X\n", *(u16 *) (data + 4)); in dump_gmac()
217 printf("Transmit 0x%04X\n", *(u16 *) (data + 8)); in dump_gmac()
218 printf("Receive 0x%04X\n", *(u16 *) (data + 0xc)); in dump_gmac()
219 printf("Transmit flow control 0x%04X\n", *(u16 *) (data + 0x10)); in dump_gmac()
220 printf("Transmit parameter 0x%04X\n", *(u16 *) (data + 0x14)); in dump_gmac()
221 printf("Serial mode 0x%04X\n", *(u16 *) (data + 0x18)); in dump_gmac()
231 printf("\nPCI config\n----------\n"); in dump_pci()
234 printf("%02x:", i); in dump_pci()
235 printf(" %02x", cfg[i]); in dump_pci()
244 printf("Control Registers\n"); in dump_control()
245 printf("-----------------\n"); in dump_control()
247 printf("Register Access Port 0x%02X\n", *r); in dump_control()
248 printf("LED Control/Status 0x%08X\n", *(u32 *) (r + 4)); in dump_control()
250 printf("Interrupt Source 0x%08X\n", *(u32 *) (r + 8)); in dump_control()
251 printf("Interrupt Mask 0x%08X\n", *(u32 *) (r + 0xc)); in dump_control()
252 printf("Interrupt Hardware Error Source 0x%08X\n", *(u32 *) (r + 0x10)); in dump_control()
253 printf("Interrupt Hardware Error Mask 0x%08X\n", *(u32 *) (r + 0x14)); in dump_control()
254 printf("Interrupt Control 0x%08X\n", *(u32 *) (r + 0x2c)); in dump_control()
255 printf("Interrupt Moderation Mask 0x%08X\n", *(u32 *) (r + 0x14c)); in dump_control()
256 printf("Hardware Moderation Mask 0x%08X\n", *(u32 *) (r + 0x150)); in dump_control()
259 printf("General Purpose I/O 0x%08X\n", *(u32 *) (r + 0x15c)); in dump_control()
272 printf("\nBus Management Unit\n"); in skge_dump_regs()
273 printf("-------------------\n"); in skge_dump_regs()
274 printf("CSR Receive Queue 1 0x%08X\n", r[24]); in skge_dump_regs()
275 printf("CSR Sync Queue 1 0x%08X\n", r[26]); in skge_dump_regs()
276 printf("CSR Async Queue 1 0x%08X\n", r[27]); in skge_dump_regs()
278 printf("CSR Receive Queue 2 0x%08X\n", r[25]); in skge_dump_regs()
279 printf("CSR Async Queue 2 0x%08X\n", r[29]); in skge_dump_regs()
280 printf("CSR Sync Queue 2 0x%08X\n", r[28]); in skge_dump_regs()
340 printf("\n%s\n", name); in dump_queue2()
341 printf("---------------\n"); in dump_queue2()
343 printf("Buffer control 0x%04X\n", d->buf_control); in dump_queue2()
345 printf("Byte Counter %d\n", d->byte_count); in dump_queue2()
346 printf("Descriptor Address 0x%08X%08X\n", in dump_queue2()
348 printf("Status 0x%08X\n", d->status); in dump_queue2()
349 printf("Timestamp 0x%08X\n", d->timestamp); in dump_queue2()
350 printf("BMU Control/Status 0x%08X\n", d->csr); in dump_queue2()
351 printf("Done 0x%04X\n", d->done); in dump_queue2()
352 printf("Request 0x%08X%08X\n", in dump_queue2()
355 printf("Csum1 Offset %4d Position %d\n", in dump_queue2()
357 printf("Csum2 Offset %4d Position %d\n", in dump_queue2()
360 printf("Csum Start 0x%04X Pos %4d Write %d\n", in dump_queue2()
368 printf("\n%s Prefetch\n", name); in dump_prefetch()
369 printf("Control 0x%08X\n", reg[0]); in dump_prefetch()
370 printf("Last Index %u\n", reg[1]); in dump_prefetch()
371 printf("Start Address 0x%08x%08x\n", reg[3], reg[2]); in dump_prefetch()
373 printf("TX1 report %u\n", reg[4]); in dump_prefetch()
374 printf("TX2 report %u\n", reg[5]); in dump_prefetch()
375 printf("TX threshold %u\n", reg[6]); in dump_prefetch()
376 printf("Put Index %u\n", reg[7]); in dump_prefetch()
378 printf("Get Index %u\n", reg[4]); in dump_prefetch()
379 printf("Put Index %u\n", reg[5]); in dump_prefetch()
394 printf("\nBus Management Unit\n"); in sky2_dump_regs()
395 printf("-------------------\n"); in sky2_dump_regs()
396 printf("CSR Receive Queue 1 0x%08X\n", r32[24]); in sky2_dump_regs()
397 printf("CSR Sync Queue 1 0x%08X\n", r32[26]); in sky2_dump_regs()
398 printf("CSR Async Queue 1 0x%08X\n", r32[27]); in sky2_dump_regs()
402 printf("CSR Receive Queue 2 0x%08X\n", r32[25]); in sky2_dump_regs()
403 printf("CSR Async Queue 2 0x%08X\n", r32[29]); in sky2_dump_regs()
404 printf("CSR Sync Queue 2 0x%08X\n", r32[28]); in sky2_dump_regs()
418 printf("\nStatus FIFO\n"); in sky2_dump_regs()
419 printf("\tWrite Pointer 0x%02X\n", regs->data[0xea0]); in sky2_dump_regs()
420 printf("\tRead Pointer 0x%02X\n", regs->data[0xea4]); in sky2_dump_regs()
421 printf("\tLevel 0x%02X\n", regs->data[0xea8]); in sky2_dump_regs()
422 printf("\tWatermark 0x%02X\n", regs->data[0xeac]); in sky2_dump_regs()
423 printf("\tISR Watermark 0x%02X\n", regs->data[0xead]); in sky2_dump_regs()
429 printf("\nGMAC control 0x%04X\n", r32[0xf00 >> 2]); in sky2_dump_regs()
430 printf("GPHY control 0x%04X\n", r32[0xf04 >> 2]); in sky2_dump_regs()
431 printf("LINK control 0x%02hX\n", r16[0xf10 >> 1]); in sky2_dump_regs()