ELF8@@(D@D@( 4 4(44( 5 5(55( 6 6(66( 7 7(77 {;_W O @@RR(r FA3#R 7 @=AB9FA##R @74 RIr$ |_ kT )@97w**yQ?9qHT Lii8k *`)RIRiRRR@9y7@R ?#TFA*?T*cҀFA#RFA@ 7#R7C R*V   kyS Cy +    CaR/+#*@6FA* @ _)@?T*OJWI_H;@{F_REr*REr#{T@@aR*{_֠{_{ g_WO@aR@L@B@9t(4"R@7*"`@ `@BR`7R7`@@7R`7*{{XH#@RWV8HHgTT*{{H@RWV[cXHHYT [T@*$*** **OEWD_CgB @{ƨ_{ @aRL@ !@*!`@ `@ @{¨_{ OL@ @6* 446**4t6*OB @{è_{g_WO@*aRL@9(#@>q! T(Oy4RH@97RqT(Oy(5!4*@ @ 5*ODWC_BgA{Ũ_{WO0@aR@L@H !@  @*Q_ qT )C @? q(T C*h@ @OBWA{è_* {og_WOT0@aR@L@|#@(@97*AoRkT违RHrkTpRkTR(rkTR8@ @\RkTЇRkTRka TwRRHrk TRrk TR R *7RR @q T!RqT   R (@9 H7A#R* @ q(T!R#qT@_**OGWF_EgDoC{B_@ @*AAX {WO_ _8 _8!@)@9`SRV RT 7jS R*bRCR*}RA~RbR#R*OBWA{è_@*{O__xRR"@ !*@97OA{¨_ց@*{O@aR*  @L@ @@9h7"qTqaT!R<\ \OA{¨_@**"qT**{WO@*@@97thOy6h4*W`@g 4Q=rhyTRBR***R"R***R"R***`@aR***A`@aR#R**7RRR"R#R**R"R#R**RBRCR**hOyhy`@*y `@*OBWA{è_a@fOy%Rp{WO@aR*  @L@u"@(C"qTqaTG qTG*4*o\ \*OBWA{è_GQqmT*(7*49CG@4*,@9*H6*CG*C*C*4*C{WOC@aR*@`@L@7"@@`AR7 q T    yeJ@96ye 7"q Tq Tjh*j(I 5RR*OyR*yS"R#R*Y`@ `@ @)@?TODWC@{AC_jh*"qaTjh)qj(T"R***{g_WO@aR*`@L@X#@@9RA9H7Qq*T bS R R 򋀆R6 5 ih8) 7 RR*`@ `@qhTRbYGA9RR*@c? qT`6#kS R*BRCR*}RA~RBR**RbaXRR*"R***"q TR R S6 b ? q)8`T RR*BRCR*}RA~RBR**@Rba@R(@9 qT@RbaRC R*** R**R***ODWC_BgA{Ũ_@*@ {WO@>@PA9aR @@4@L@( !@qTq) )})C*%Ԛ@h&\ \OBWA{è_ { _WO@i>@PA9 @@6@J@aRL@#@Hq4HT!*(R \  \T!* *C*H(@*ODWC_B @{Ũ_ { WO>@uJ@ @QkT @ )@9i7@h ?!qT4}SR! RR @OCWB @{Ĩ_@@*902468@va_tx_unmute_delayqcom,va-macro            1 1 1 1  1 (1 01 81 1 1 1 1  1 (1 01 81 1 111$1,141<1xx||va-vdd-micb-supplyva_macro_tx_mixer_putva_macro_mclk_eventqcom,va-vdd-micb-currentva_macro_deinitva_macro_initva_macro_tx_mixer_getva_macro_hw_paramsva_macro_enable_micbiasVA_AIF2_CAP MixerVA_AIF1_CAP Mixerva_macro_event_handlerva_macro_get_channel_mapva_macroqcom,va-without-decimationva_macro_put_dec_enumva_macro_dlkmva_macro_mclk_ctrlva_core_clk&va_priv->mclk_lockva_macro_tx_hpf_corner_freq_callbackva_macro_mute_update_callbackregva_macro_validate_dmic_sample_rateqcom,va-dmic-sample-rateVA_AIF2 CaptureVA_AIF1 CaptureVA_DEC7 VolumeVA_DEC6 VolumeVA_DEC5 VolumeVA_DEC4 VolumeVA_DEC3 VolumeVA_DEC2 VolumeVA_DEC1 VolumeVA_DEC0 Volumeva_macro_mclk_enableqcom,va-vdd-micb-voltageva_macro_probeva_macro_enable_dmicva_macro_enable_dectechpack/audio/asoc/codecs/bolero/va-macro.cva-vdd-micbVA DEC7 MUXVA DEC6 MUXVA DEC5 MUXVA DEC4 MUXVA DEC3 MUXVA DEC2 MUXVA DEC1 MUXVA DEC0 MUXVA_AIF2 CAPVA_AIF1 CAPZEROVA_MCLKSWR_MICMSM_DMICva_smic7va_dmic7va_dec7VA SMIC MUX7VA DMIC MUX7VA SWR_MIC7SWR_DMIC7VA DMIC7DEC701234567va_smic6va_dmic6va_dec6VA SMIC MUX6VA DMIC MUX6VA SWR_MIC6SWR_DMIC6VA DMIC6DEC6va_smic5va_dmic5va_dec5VA SMIC MUX5VA DMIC MUX5VA SWR_MIC5SWR_DMIC5VA DMIC5DEC5va_smic4va_dmic4va_dec4VA SMIC MUX4VA DMIC MUX4VA SWR_MIC4SWR_DMIC4VA DMIC4DEC4va_smic3va_dmic3va_dec3VA SMIC MUX3VA DMIC MUX3VA SWR_MIC3SWR_DMIC3VA DMIC3DEC3VA SWR_ADC3va_macro_tx2va_smic2va_dmic2va_dec2VA SMIC MUX2VA DMIC MUX2VA SWR_MIC2SWR_DMIC2VA DMIC2DEC2VA SWR_ADC2va_macro_tx1va_smic1va_dmic1va_dec1VA SMIC MUX1VA DMIC MUX1VA MIC BIAS1VA SWR_MIC1SWR_DMIC1VA DMIC1DEC1VA SWR_ADC1va_smic0va_dmic0va_dec0VA SMIC MUX0VA DMIC MUX0VA SWR_MIC0SWR_DMIC0VA DMIC0DEC0VA SWR_ADC0%s: decimator %u hpf_cut_of_freq 0x%x %s: wname: %s, val: 0x%x %s: set DEC%u rate to %u %s(): widget = %s decimator = %u %s: DMIC_DIV = %u, mclk_rate = %u %s: could not find %s entry in dt %s: could not find %d entry in dt %s: Failed to add widgets %s: Failed to add snd_ctls %s: Failed to add controls %s: Failed to add without dec controls %s: Failed to add routes %s: Invalid DMIC Selection %s:regulator not provided in dtsi %s: decimator %u unmute %s: widget not found %s: e->reg: 0x%x not expected %s: clk get %s failed %s:Looking up %s property in node %s failed %s: ioremap failed %s: register macro failed %s: va request clock en failed %s:va mclk enable failed %s: regulator already disabled %s: clock already disabled %s: invalid DAPM event %d %s: event %d DMIC%d dmic_clk_cnt %d %s: Invalid rate %d, for mclk %d %s: dai_name = %s DAI-ID %x rate %d num_ch %d %s:Failed to get micbias supply for VA Mic %d %s: mclk_enable = %u, dapm = %d clk_users= %d %s: event = %d %s: Setting current failed, err = %d %s: regulator disable failed, err = %d %s: regulator enable failed, err = %d %s: Setting voltage failed, err = %d %s:retry_cnt: %d %s: Invalid TX sample rate: %d %s: Invalid DMIC line on the codec %s: regmap is NULL %s: Invalid AIF %s: priv is null for macro! %s: null device for macro! %s: va_mclk_users is non-zero still, audio SSR fail!! 00000000{{_{{_parmtype=va_tx_unmute_delay:intparm=va_tx_unmute_delay:delay to unmute the tx pathdescription=VA macro driverlicense=GPL v2vermagic=4.14.212-g0bde9a9a6164-ab7264870 SMP preempt mod_unload modversions aarch64name=va_macro_dlkmintree=Ydepends=bolero_cdc_dlkmpvg*8UAndroid (6443078 based on r383902) clang version 11.0.1 (https://android.googlesource.com/toolchain/llvm-project b397f81060ce6d701042b782172ed13bee898b79)va_macro_dlkm{Xmodule_layoutqVsnd_soc_put_volsw_sxWݹsnd_soc_get_volsw_sxBUsnd_soc_info_volsw_sxErrsnd_soc_dapm_get_enum_doubleMsnd_soc_info_enum_doubleUksnd_soc_info_volswלparam_ops_inth%snd_soc_dapm_put_enum_double#;$_snd_soc_dapm_mixer_update_power|clear_bit Mset_bit qsnd_soc_dapm_kcontrol_widgetIJsnd_soc_write uqueue_delayed_work_onӅ3-system_wq__msecs_to_jiffiesHsnd_soc_readGgdcancel_delayed_work_sync/okstrtouintestrpbrkyregulator_enableX۶regulator_set_load]Tregulator_disableTregulator_set_voltage>լJmutex_unlockPpregcache_sync_region=Qregcache_mark_dirtyr<bolero_request_clock regmap_update_bits_basee8^mutex_lock1Odev_get_regmapGusleep_range3) -snd_soc_update_bitsѣfind_next_bit,EE___ratelimitmsleepUclk_enable wclk_unprepareclk_disableqs|clk_prepare" ^init_timer_keykdelayed_work_timer_fnֿsnd_soc_dapm_syncpsnd_soc_dapm_ignore_suspend4Msnd_soc_add_codec_controlsZsnd_soc_dapm_new_widgets.snd_soc_dapm_add_routesksnd_soc_dapm_new_controls'bolero_get_device_ptrbolero_unregister_macro__stack_chk_failR=__dynamic_dev_dbgQ~bolero_register_macrodmemset __mutex_init4oudevm_regulator_get!= of_parse_phandle# devm_clk_geta Mdevm_ioremaprsdev_err cof_find_property8zyof_property_read_variable_u32_arraySQdevm_kmallocg__stack_chk_guardplatform_driver_unregistery__platform_driver_registerGNUzuƬS  #((T(H  < 4 @@ (>, 9 qOt(( (  P(x(:(j(\\((Dp(6K@(k`ph(+8 $(  #( > c 4Tp 0  *  hhh8h$h9hNphchx@h hhxhhHhh h2 hG PT fhb Po 0gh} !P gh p!P hh !P hhh "P hh `"P 8ih "P ih #P, jh: P#PG jhU #Pb @khp #P} kh @$P lh $P xlh $P lh 0%P Hmh %P mh %P (nh) &P5 nhB p&PN nh[ &Pg `oht 'P oh `'P 0ph 'P ph fH pjh n q h P h  h4  hI  h^  hs X h  h  <   U          4  /  $> Y k x           / @ X n        ' 3 ? M T a o          # 5 H Y a l         "?M`y$xva_macro_driverva_macro_probeva_macro_validate_dmic_sample_rate.descriptor.21va_macro_validate_dmic_sample_rate.descriptorva_macro_probe.__keyva_macro_initva_macro_deinitva_macro_daiva_macro_mclk_ctrlva_macro_event_handlerva_macro_removeva_macro_wod_dapm_widgetsva_macro_dapm_widgetsva_audio_mapva_macro_snd_controlsva_macro_tx_hpf_corner_freq_callbackva_macro_mute_update_callbackva_macro_event_handler.descriptorva_macro_event_handler._rsva_macro_get_channel_mapva_macro_hw_paramsva_macro_hw_params.descriptorva_macro_hw_params.descriptor.32va_macro_tx_hpf_corner_freq_callback.descriptorva_macro_mute_update_callback.descriptorva_macro_mclk_eventva_macro_mclk_event.descriptorva_macro_mclk_enableva_macro_mclk_enable.descriptorva_macro_enable_micbiasva_macro_enable_micbias.descriptorva_macro_enable_dmicva_macro_enable_dmic.descriptorva_macro_enable_decva_macro_enable_dec.descriptorva_macro_tx_mixer_getva_macro_tx_mixer_putva_macro_put_dec_enumva_macro_put_dec_enum.descriptor__param_str_va_tx_unmute_delay$d__param_va_tx_unmute_delay__UNIQUE_ID_va_tx_unmute_delaytype85__UNIQUE_ID_va_tx_unmute_delay86__UNIQUE_ID_description89__UNIQUE_ID_license90va_macro_dt_matchva_macro_dai_opsva_aif1_cap_mixer.compoundliteral.compoundliteral.101.compoundliteral.103.compoundliteral.105.compoundliteral.107.compoundliteral.109.compoundliteral.111.compoundliteral.113va_aif2_cap_mixer.compoundliteral.114.compoundliteral.115.compoundliteral.116.compoundliteral.117.compoundliteral.118.compoundliteral.119.compoundliteral.120.compoundliteral.121va_dmic0_muxva_dmic0_enumva_dmic1_muxva_dmic1_enumva_dmic2_muxva_dmic2_enumva_dmic3_muxva_dmic3_enumva_dmic4_muxva_dmic4_enumva_dmic5_muxva_dmic5_enumva_dmic6_muxva_dmic6_enumva_dmic7_muxva_dmic7_enumva_smic0_muxva_smic0_enumva_smic1_muxva_smic1_enumva_smic2_muxva_smic2_enumva_smic3_muxva_smic3_enumva_smic4_muxva_smic4_enumva_smic5_muxva_smic5_enumva_smic6_muxva_smic6_enumva_smic7_muxva_smic7_enumva_dec0_muxva_dec0_enumva_dec1_muxva_dec1_enumva_dec2_muxva_dec2_enumva_dec3_muxva_dec3_enumva_dec4_muxva_dec4_enumva_dec5_muxva_dec5_enumva_dec6_muxva_dec6_enumva_dec7_muxva_dec7_enumdmic_mux_textsmic_mux_textadc_mux_textdigital_gain.compoundliteral.185.compoundliteral.187.compoundliteral.189.compoundliteral.191.compoundliteral.193.compoundliteral.195.compoundliteral.197.compoundliteral.199__UNIQUE_ID_vermagic59__UNIQUE_ID_name60__UNIQUE_ID_intree61____versions__module_dependsinit_module__this_module__platform_driver_registercleanup_moduleplatform_driver_unregister__stack_chk_guarddevm_kmallocof_property_read_variable_u32_arrayof_find_propertydev_errdevm_ioremapdevm_clk_getof_parse_phandledevm_regulator_get__mutex_initmemsetbolero_register_macro__dynamic_dev_dbg__stack_chk_failbolero_unregister_macrobolero_get_device_ptrsnd_soc_dapm_new_controlssnd_soc_dapm_add_routessnd_soc_dapm_new_widgetssnd_soc_add_codec_controlssnd_soc_dapm_ignore_suspendsnd_soc_dapm_syncdelayed_work_timer_fninit_timer_keyclk_prepareclk_disableclk_unpreparemsleep___ratelimitfind_next_bitsnd_soc_update_bitsusleep_rangedev_get_regmapmutex_lockregmap_update_bits_basebolero_request_clockregcache_mark_dirtyregcache_sync_regionmutex_unlockregulator_set_voltageregulator_disableregulator_set_loadregulator_enablestrpbrkkstrtouintcancel_delayed_work_syncsnd_soc_read__msecs_to_jiffiessystem_wqqueue_delayed_work_onsnd_soc_writesnd_soc_dapm_kcontrol_widgetset_bitclear_bitsnd_soc_dapm_mixer_update_powersnd_soc_dapm_put_enum_doubleparam_ops_intsnd_soc_info_volswsnd_soc_info_enum_doublesnd_soc_dapm_get_enum_doublesnd_soc_info_volsw_sxsnd_soc_get_volsw_sxsnd_soc_put_volsw_sx0t@X0y@PuqyHXu 8  $ ( P\uh ul up ut t t tu u u uJ J  J J,d{0v4 d{8 v< d{@ vH d{L vX`{dvh {l vp {t vx {| v   " " " "4u 4u  4u$ 4u8H|LvP |T vX |\ v` |d vpx}|v } v } v } vs s s sw w w wF~v F~ v F~ v  F~ v$v, v0 v4 vHT tX  t\  t`  tx@u @u  @u  @u            <     <      <     < <H$}LvP $}T vX $}\ v` $}d vl|v | v | v | v   (}u ( } u ( }  u ( } u,8<A{@uD H A{L uP T A{X u` d A{h ut|@ @ @ @,06t4 8 6t< @ 6tD PT6tX \ 6t` d 6th l 6tp|( ( ( (   q q q qu u u uu u u  uz z  z$ z,0Tz4 Tz8 Tz< TzDHyL yP yT y\`eyd eyh eyl eytxz| z z z0z 0z 0z 0zy y y yAy Ay Ay Ayx x x xx x x x9x  9x 9x 9x w$ w( w, w4<@DH L P T d h      {$ 6t( {, 6t0 {8 6t< {D {H 6tL {P 6tT {\ 6t` {h %|l 6tp %|t 6tx %| 6t %| { 6t { 6t { 6t { { 6t { 6t { 6t { 6t  < @ &tD H &tL P &tT ` d &th l &tp t &tx | &t       _} !u _} !u _} !u _} !u$ d   ( t  O  ( t  O  ( t  O  ( t  O  0 < @ tD H tL P tT ` d th l tp t tx | t       H L tP T tX \ t` l p tt x t|  t  t   t  t  t  t $r( r, r0 rZt  Zt  Zt Zt  Zt  Zt  Zt|x{Zt  x { Zt  x { Zt  x { Zt8dahZtl ap Ztt ax Zt| a ZtP~Zt P ~ Zt P ~ Zt P ~ Zt   @T`tzTu  z Tu  z Tu  z Tu    $~|(yu, 0 ~|4 yu8 < ~|@ yuD H ~|L yuT   s  s  s s  s   s  s0}4s8 }< s@ }D sH }L sT\`~dsh l ~p st x ~| s  ~ s   $(ov, 0 ov4 8 ov< @ ovD0Pp}ov } ov } ov } ov?}ov ?} ov ?} ov ?} ovu~ ov  u~ ov   u~$ ov, 0 u~4 ov<l)mt ) mt ) mt )mt  mt  mt mt  mt  $ mt( , mt0L[|PmtT [|X mt\ [|` mtd [|h mt~mt ~ mt ~ mt ~~mt ~ mt ~ mt ~: : : :y}mt  $ y}( mt, 0 y}4 mt8 < y}@ mtH`lxmt  mt  mt  mt   w  w$ w( w,<PsT<Xb\ s` <d bh sl <p bt sx <| bv  v  v  v  $ v( , v0 4 v<|@vD |H vL |P vT |\`vd h vl p vt |?|v ?| v ?| v ?| v   @}v @ } v @ } v @  } v P\      ,0v4 8 v< @ vD PTvX \ v` d vh l vp $8D      $0@Xlh{v h { v h { v h { v `dDth l Dtp t Dtx Dt  Dt  Dt  Dt < L P sT X s\ ` sd p t sx | s  s  s   !0!4! 8! @! !!!|!t! |! t! |! t! |! t!!!z!t! ! z! t! ! z" t" " z " t"zwwnwwzwt nw0t@tHzPbw`thOzpVwtyJwt`y>wty2wtx&wtXxw t(w0w@tHzPbw`thOzpVwtyJwt`y>wty2wtx&wtXxw t(w0w@bwHwPz`zhzpzzIzFzzyyzZyWyzyxzxx z(Rx0Ox@zHwPw`bwhwpzzzzzzzz[zTzzzyyzzlyeyzzzz zz(w w 4y 4y z z 4y Iz Fz 4y y y 4y Zy Wy 4y( y0 x@ 4yH xP x` 4yh Rxp Ox 4y w w >w w 'y 'y z z 'y [z Tz'yyy 'y(ly0ey@'yHzPz`'yhx?$?wP@0%A#zADHBzBCFzDDy@EFWyFHGxGHxIIOx@JKwKHLzMTzNyPeyHQzR0zSyUAyHVxWxX9xZwH[bw[`[%\Vw]`]%]Jw@^`P^ &_>w_`_p&H`2w```&a&wb`b'bw@c`Pc`'dwd`d'Hewe\fffwfzfIzgygZygygx gRx(gw@gfgfhfxhfhfHififjpjpjwxjzj[zjyjlyjzj