58 T(+ :ti,am572x-beagle-x15ti,am5728ti,dra742ti,dra74ti,dra7& 7TI AM5728 BeagleBoard-X15 rev Cchosen=/ocp/serial@48020000aliasesI/ocp/i2c@48070000N/ocp/i2c@48072000S/ocp/i2c@48060000X/ocp/i2c@4807a000]/ocp/i2c@4807c000b/ocp/serial@4806a000j/ocp/serial@4806c000r/ocp/serial@48020000z/ocp/serial@4806e000/ocp/serial@48066000/ocp/serial@48068000/ocp/serial@48420000/ocp/serial@48422000/ocp/serial@48424000/ocp/serial@4ae2b000&/ocp/ethernet@48484000/slave@48480200&/ocp/ethernet@48484000/slave@48480300/ocp/can@4ae3c000/ocp/can@48480000/ocp/qspi@4b300000/ocp/ipu@58820000/ocp/ipu@55020000/ocp/dsp@40800000/ocp/dsp@41000000/ocp/i2c@48060000/rtc@6f-/ocp/i2c@48070000/tps659038@58/tps659038_rtc/ocp/rtc@48838000 /connector /sound0#/ocp/dss@58000000/encoder@58060000timerarm,armv7-timer0   &interrupt-controller@48211000arm,cortex-a15-gic&;@LH!H! H!@ H!`   &Pinterrupt-controller@48281000&ti,omap5-wugen-mputi,omap4-wugen-mpu&;LH(&Pcpuscpu@0Xcpuarm,cortex-a15LdxcpuP!cpu@1Xcpuarm,cortex-a15Ldopp-tableoperating-points-v2-ti-cpuPopp_nom-1000000000; , P0, P0,opp_od-1176000000FV @ @@ @opp_high@1500000000Yh/ v~v~socti,omap-inframpu ti,omap5-mpu8mpuocpti,dra7-l3-nocsimple-busB8l3_main_1l3_main_2 LDE I l4@4a000000ti,dra7-l4-cfgsimple-bus BJ"P1scm@2000ti,dra7-scm-coresimple-busL  B P2scm_conf@0sysconsimple-busL BP pbias_regulator@e00ti,pbias-dra7ti,pbias-omapL P3pbias_mmc_omap5]pbias_mmc_omap5lw@2ZPclocksP4dss_deshdcp_clk@558ti,gate-clockx LXP5ehrpwm0_tbclk@558ti,gate-clockx LXPehrpwm1_tbclk@558ti,gate-clockx LXPehrpwm2_tbclk@558ti,gate-clockx LXPsys_32k_ck ti,mux-clockx LPQpinmux@1400ti,dra7-padconfpinctrl-singleLh;& ?Pmmc1_pins_default0TX\`dhPmmc1_pins_default_no_clk_pu0TX\`dhP6mmc1_pins_sdr120TX\`dhPmmc1_pins_hs0TX\`dhPmmc1_pins_sdr250TX\`dhPmmc1_pins_sdr500TX\`dhPmmc1_pins_ddr500TX\`dhPmmc1_pins_sdr1040TX\`dhPmmc2_pins_defaultPPmmc2_pins_hsPPmmc2_pins_ddr_3_3v_rev11PP7mmc2_pins_ddr_1_8v_rev11PP8mmc2_pins_ddr_rev20PPmmc2_pins_hs200PP9mmc4_pins_default0P:mmc4_pins_hs0P;mmc3_pins_default0|P<mmc3_pins_hs0|P=mmc3_pins_sdr120|P>mmc3_pins_sdr250|P?mmc3_pins_sdr500|P@mmc4_pins_sdr120PAmmc4_pins_sdr250PBscm_conf@1c04sysconL Pscm_conf@1c24sysconL$$Pdma-router@b78ti,dra7-dma-crossbarL x"-:JPdma-router@c78ti,dra7-dma-crossbarL x|"-:JPcm_core_aon@5000ti,dra7-cm-core-aonLP PCclocksPDatl_clkin0_ckti,dra7-atl-clockxPDatl_clkin1_ckti,dra7-atl-clockxPCatl_clkin2_ckti,dra7-atl-clockxPBatl_clkin3_ckti,dra7-atl-clockxPAhdmi_clkin_ck fixed-clockVP0mlb_clkin_ck fixed-clockVPmlbp_clkin_ck fixed-clockVPpciesref_acs_clk_ck fixed-clockVP[ref_clkin0_ck fixed-clockVPFref_clkin1_ck fixed-clockVPGref_clkin2_ck fixed-clockVPHref_clkin3_ck fixed-clockVPIrmii_clk_ck fixed-clockVPrsdvenc_clkin_ck fixed-clockVPEsecure_32k_clk_src_ck fixed-clockVPsys_clk32_crystal_ck fixed-clockVP sys_clk32_pseudo_ckfixed-factor-clockxfqbP virt_12000000_ck fixed-clockVPvirt_13000000_ck fixed-clockV]@PFvirt_16800000_ck fixed-clockVYPvirt_19200000_ck fixed-clockV$Pvirt_20000000_ck fixed-clockV1-Pvirt_26000000_ck fixed-clockVPvirt_27000000_ck fixed-clockVPvirt_38400000_ck fixed-clockVIPsys_clkin2 fixed-clockVXPEusb_otg_clkin_ck fixed-clockVPvideo1_clkin_ck fixed-clockVP:video1_m2_clkin_ck fixed-clockVP/video2_clkin_ck fixed-clockVP;video2_m2_clkin_ck fixed-clockVP.dpll_abe_ck@1e0ti,omap4-dpll-m4xen-clockxLPdpll_abe_x2_ckti,omap4-dpll-x2-clockxPdpll_abe_m2x2_ck@1f0ti,divider-clockx{LPabe_clk@108ti,divider-clockx{LPdpll_abe_m2_ck@1f0ti,divider-clockx{LPpdpll_abe_m3x2_ck@1f4ti,divider-clockx{LPdpll_core_byp_mux@12c ti,mux-clockxL,Pdpll_core_ck@120ti,omap4-dpll-core-clockxL $,(Pdpll_core_x2_ckti,omap4-dpll-x2-clockxPdpll_core_h12x2_ck@13cti,divider-clockx{?L<Pmpu_dpll_hs_clk_divfixed-factor-clockxfqPdpll_mpu_ck@160ti,omap5-mpu-dpll-clockxL`dlhPdpll_mpu_m2_ck@170ti,divider-clockx{LpPmpu_dclk_divfixed-factor-clockxfqPdsp_dpll_hs_clk_divfixed-factor-clockxfqPdpll_dsp_byp_mux@240 ti,mux-clockxL@Pdpll_dsp_ck@234ti,omap4-dpll-clockxL48@< #FP dpll_dsp_m2_ck@244ti,divider-clockx {LD!#FP!iva_dpll_hs_clk_divfixed-factor-clockxfqP"dpll_iva_byp_mux@1ac ti,mux-clockx"LP#dpll_iva_ck@1a0ti,omap4-dpll-clockx#L$Ep}@P$dpll_iva_m2_ck@1b0ti,divider-clockx${L%%P%iva_dclkfixed-factor-clockx%fqPdpll_gpu_byp_mux@2e4 ti,mux-clockxLP&dpll_gpu_ck@2d8ti,omap4-dpll-clockx&L'Ly@P'dpll_gpu_m2_ck@2e8ti,divider-clockx'{L(_(kP(dpll_core_m2_ck@130ti,divider-clockx{L0P)core_dpll_out_dclk_divfixed-factor-clockx)fqPdpll_ddr_byp_mux@21c ti,mux-clockxLP*dpll_ddr_ck@210ti,omap4-dpll-clockx*LP+dpll_ddr_m2_ck@220ti,divider-clockx+{L Pdpll_gmac_byp_mux@2b4 ti,mux-clockxLP,dpll_gmac_ck@2a8ti,omap4-dpll-clockx,LP-dpll_gmac_m2_ck@2b8ti,divider-clockx-{LPvideo2_dclk_divfixed-factor-clockx.fqPvideo1_dclk_divfixed-factor-clockx/fqPhdmi_dclk_divfixed-factor-clockx0fqPper_dpll_hs_clk_divfixed-factor-clockxfqP_usb_dpll_hs_clk_divfixed-factor-clockxfqPceve_dpll_hs_clk_divfixed-factor-clockxfqP1dpll_eve_byp_mux@290 ti,mux-clockx1LP2dpll_eve_ck@284ti,omap4-dpll-clockx2LP3dpll_eve_m2_ck@294ti,divider-clockx3{LP4eve_dclk_divfixed-factor-clockx4fqPdpll_core_h13x2_ck@140ti,divider-clockx{?L@PGdpll_core_h14x2_ck@144ti,divider-clockx{?LDPsdpll_core_h22x2_ck@154ti,divider-clockx{?LTP<dpll_core_h23x2_ck@158ti,divider-clockx{?LXPdpll_core_h24x2_ck@15cti,divider-clockx{?L\P dpll_ddr_x2_ckti,omap4-dpll-x2-clockx+P5dpll_ddr_h11x2_ck@228ti,divider-clockx5{?L(PHdpll_dsp_x2_ckti,omap4-dpll-x2-clockx P6dpll_dsp_m3x2_ck@248ti,divider-clockx6{LH7ׄP7dpll_gmac_x2_ckti,omap4-dpll-x2-clockx-P8dpll_gmac_h11x2_ck@2c0ti,divider-clockx8{?LP9dpll_gmac_h12x2_ck@2c4ti,divider-clockx8{?LPIdpll_gmac_h13x2_ck@2c8ti,divider-clockx8{?LPdpll_gmac_m3x2_ck@2bcti,divider-clockx8{LPJgmii_m_clk_divfixed-factor-clockx9fqPKhdmi_clk2_divfixed-factor-clockx0fqPOhdmi_div_clkfixed-factor-clockx0fqPUl3_iclk_div@100ti,divider-clock{LxP l4_root_clk_divfixed-factor-clockx fqP video1_clk2_divfixed-factor-clockx:fqPMvideo1_div_clkfixed-factor-clockx:fqPSvideo2_clk2_divfixed-factor-clockx;fqPNvideo2_div_clkfixed-factor-clockx;fqPTipu1_gfclk_mux@520 ti,mux-clockx<L =<P=mcasp1_ahclkr_mux@550 ti,mux-clock8x>?@ABCDEFGHIJKLPPmcasp1_ahclkx_mux@550 ti,mux-clock8x>?@ABCDEFGHIJKLPPmcasp1_aux_gfclk_mux@550 ti,mux-clockxLMNOLPPtimer5_gfclk_mux@558 ti,mux-clock0xPQEFGHIRSTUVLXPLtimer6_gfclk_mux@560 ti,mux-clock0xPQEFGHIRSTUVL`PMtimer7_gfclk_mux@568 ti,mux-clock0xPQEFGHIRSTUVLhPNtimer8_gfclk_mux@570 ti,mux-clock0xPQEFGHIRSTUVLpPOuart6_gfclk_mux@580 ti,mux-clockxWXLPPdummy_ck fixed-clockVPQclockdomainsPRcm_core@8000ti,dra7-cm-coreL0PSclocksPTdpll_pcie_ref_ck@200ti,omap4-dpll-clockxL PYdpll_pcie_ref_m2ldo_ck@210ti,divider-clockxY{LPZapll_pcie_in_clk_mux@4ae06118 ti,mux-clockxZ[LP\apll_pcie_ck@21cti,dra7-apll-clockx\YL P]optfclk_pciephy1_32khz@4a0093b0ti,gate-clockxQLPoptfclk_pciephy2_32khz@4a0093b8ti,gate-clockxQLPoptfclk_pciephy_div@4a00821cti,divider-clockx]L{P^optfclk_pciephy1_clk@4a0093b0ti,gate-clockx]L Poptfclk_pciephy2_clk@4a0093b8ti,gate-clockx]L Poptfclk_pciephy1_div_clk@4a0093b0ti,gate-clockx^L Poptfclk_pciephy2_div_clk@4a0093b8ti,gate-clockx^L Papll_pcie_clkvcoldofixed-factor-clockx]fqPUapll_pcie_clkvcoldo_divfixed-factor-clockx]fqPVapll_pcie_m2_ckfixed-factor-clockx]fqPdpll_per_byp_mux@14c ti,mux-clockx_LLP`dpll_per_ck@140ti,omap4-dpll-clockx`L@DLHPadpll_per_m2_ck@150ti,divider-clockxa{LPPbfunc_96m_aon_dclk_divfixed-factor-clockxbfqPdpll_usb_byp_mux@18c ti,mux-clockxcLPddpll_usb_ck@180ti,omap4-dpll-j-type-clockxdLPedpll_usb_m2_ck@190ti,divider-clockxe{LPhdpll_pcie_ref_m2_ck@210ti,divider-clockxY{LPdpll_per_x2_ckti,omap4-dpll-x2-clockxaPfdpll_per_h11x2_ck@158ti,divider-clockxf{?LXPgdpll_per_h12x2_ck@15cti,divider-clockxf{?L\Pkdpll_per_h13x2_ck@160ti,divider-clockxf{?L`P~dpll_per_h14x2_ck@164ti,divider-clockxf{?LdPtdpll_per_m2x2_ck@150ti,divider-clockxf{LPPXdpll_usb_clkdcoldofixed-factor-clockxefqPjfunc_128m_clkfixed-factor-clockxgfqPyfunc_12m_fclkfixed-factor-clockxXfqPWfunc_24m_clkfixed-factor-clockxbfqP@func_48m_fclkfixed-factor-clockxXfqPWfunc_96m_fclkfixed-factor-clockxXfqPXl3init_60m_fclk@104ti,divider-clockxhLPYclkout2_clk@6b0ti,gate-clockxiLP0l3init_960m_gfclk@6c0ti,gate-clockxjLPodss_32khz_clk@1120ti,gate-clockxQ L PZdss_48mhz_clk@1120ti,gate-clockxW L Pdss_dss_clk@1120ti,gate-clockxkL $P dss_hdmi_clk@1120ti,gate-clockxl L Pdss_video1_clk@1120ti,gate-clockxm L Pdss_video2_clk@1120ti,gate-clockxn L Pgpio2_dbclk@1760ti,gate-clockxQL`P[gpio3_dbclk@1768ti,gate-clockxQLhP\gpio4_dbclk@1770ti,gate-clockxQLpP]gpio5_dbclk@1778ti,gate-clockxQLxP^gpio6_dbclk@1780ti,gate-clockxQLP_gpio7_dbclk@1810ti,gate-clockxQLP`gpio8_dbclk@1818ti,gate-clockxQLPammc1_clk32k@1328ti,gate-clockxQL(Pbmmc2_clk32k@1330ti,gate-clockxQL0Pcmmc3_clk32k@1820ti,gate-clockxQL Pdmmc4_clk32k@1828ti,gate-clockxQL(Pesata_ref_clk@1388ti,gate-clockxLPusb_otg_ss1_refclk960m@13f0ti,gate-clockxoLPusb_otg_ss2_refclk960m@1340ti,gate-clockxoL@Pusb_phy1_always_on_clk32k@640ti,gate-clockxQL@Pusb_phy2_always_on_clk32k@688ti,gate-clockxQLPusb_phy3_always_on_clk32k@698ti,gate-clockxQLPatl_dpll_clk_mux@c00 ti,mux-clockxQ:;0L Pqatl_gfclk_mux@c00 ti,mux-clock x pqL Prmii_50mhz_clk_mux@13d0 ti,mux-clockx9rLPfgmac_rft_clk_mux@13d0 ti,mux-clockx:;p0 LPgpu_core_gclk_mux@1220 ti,mux-clock xst(L u(Pugpu_hyd_gclk_mux@1220 ti,mux-clock xst(L v(Pvl3instr_ts_gclk_div@e50ti,divider-clockxwLP  Pgmcasp2_ahclkr_mux@1860 ti,mux-clock8x>?@ABCDEFGHIJKL`Pmcasp2_ahclkx_mux@1860 ti,mux-clock8x>?@ABCDEFGHIJKL`Pmcasp2_aux_gfclk_mux@1860 ti,mux-clockxLMNOL`Pmcasp3_ahclkx_mux@1868 ti,mux-clock8x>?@ABCDEFGHIJKLhx>Pxmcasp3_aux_gfclk_mux@1868 ti,mux-clockxLMNOLhPmcasp4_ahclkx_mux@1898 ti,mux-clock8x>?@ABCDEFGHIJKLPmcasp4_aux_gfclk_mux@1898 ti,mux-clockxLMNOLPmcasp5_ahclkx_mux@1878 ti,mux-clock8x>?@ABCDEFGHIJKLxPmcasp5_aux_gfclk_mux@1878 ti,mux-clockxLMNOLxPmcasp6_ahclkx_mux@1904 ti,mux-clock8x>?@ABCDEFGHIJKLPmcasp6_aux_gfclk_mux@1904 ti,mux-clockxLMNOLPmcasp7_ahclkx_mux@1908 ti,mux-clock8x>?@ABCDEFGHIJKLPmcasp7_aux_gfclk_mux@1908 ti,mux-clockxLMNOLPmcasp8_ahclkx_mux@1890 ti,mux-clock8x>?@ABCDEFGHIJKLPmcasp8_aux_gfclk_mux@1890 ti,mux-clockxLMNOLPmmc1_fclk_mux@1328 ti,mux-clockxyXL(Pzmmc1_fclk_div@1328ti,divider-clockxz{L(Phmmc2_fclk_mux@1330 ti,mux-clockxyXL0P{mmc2_fclk_div@1330ti,divider-clockx{{L0Pimmc3_gfclk_mux@1820 ti,mux-clockxWXL P|mmc3_gfclk_div@1820ti,divider-clockx|{L Pjmmc4_gfclk_mux@1828 ti,mux-clockxWXL(P}mmc4_gfclk_div@1828ti,divider-clockx}{L(Pkqspi_gfclk_mux@1838 ti,mux-clockxy~L8Pqspi_gfclk_div@1838ti,divider-clockx{L8Ptimer10_gfclk_mux@1728 ti,mux-clock,xPQEFGHIRSTUL(Pltimer11_gfclk_mux@1730 ti,mux-clock,xPQEFGHIRSTUL0Pmtimer13_gfclk_mux@17c8 ti,mux-clock,xPQEFGHIRSTULPntimer14_gfclk_mux@17d0 ti,mux-clock,xPQEFGHIRSTULPotimer15_gfclk_mux@17d8 ti,mux-clock,xPQEFGHIRSTULPptimer16_gfclk_mux@1830 ti,mux-clock,xPQEFGHIRSTUL0Pqtimer2_gfclk_mux@1738 ti,mux-clock,xPQEFGHIRSTUL8Prtimer3_gfclk_mux@1740 ti,mux-clock,xPQEFGHIRSTUL@Pstimer4_gfclk_mux@1748 ti,mux-clock,xPQEFGHIRSTULHPttimer9_gfclk_mux@1750 ti,mux-clock,xPQEFGHIRSTULPPuuart1_gfclk_mux@1840 ti,mux-clockxWXL@Pvuart2_gfclk_mux@1848 ti,mux-clockxWXLHPwuart3_gfclk_mux@1850 ti,mux-clockxWXLPPxuart4_gfclk_mux@1858 ti,mux-clockxWXLXPyuart5_gfclk_mux@1870 ti,mux-clockxWXLpPzuart7_gfclk_mux@18d0 ti,mux-clockxWXLP{uart8_gfclk_mux@18e0 ti,mux-clockxWXLP|uart9_gfclk_mux@18e8 ti,mux-clockxWXLP}vip1_gclk_mux@1020 ti,mux-clockx L P~vip2_gclk_mux@1028 ti,mux-clockx L(Pvip3_gclk_mux@1030 ti,mux-clockx L0PclockdomainsPcoreaon_clkdmti,clockdomainxePl4@4ae00000ti,dra7-l4-wkupsimple-bus BJPcounter@4000ti,omap-counter32kL@@ 8counter_32kPprm@6000 ti,dra7-prmL`0 PclocksPsys_clkin1@110 ti,mux-clockxLPabe_dpll_sys_clk_mux@118 ti,mux-clockxELPabe_dpll_bypass_clk_mux@114 ti,mux-clockxQLPabe_dpll_clk_mux@10c ti,mux-clockxQL Pabe_24m_fclk@11cti,divider-clockxLP>aess_fclk@178ti,divider-clockxLx{Pabe_giclk_div@174ti,divider-clockxLt{PRabe_lp_clk_div@1d8ti,divider-clockxL Pabe_sys_clk_div@120ti,divider-clockxL {P?adc_gfclk_mux@1dc ti,mux-clock xEQLPsys_clk1_dclk_div@1c8ti,divider-clockx{@LPsys_clk2_dclk_div@1ccti,divider-clockxE{@LPper_abe_x1_dclk_div@1bcti,divider-clockxp{@LPdsp_gclk_div@18cti,divider-clockx!{@LPgpu_dclk@1a0ti,divider-clockx({@LPemif_phy_dclk_div@190ti,divider-clockx{@LPgmac_250m_dclk_div@19cti,divider-clockx{@LPgmac_main_clkfixed-factor-clockxfqPl3init_480m_dclk_div@1acti,divider-clockxh{@LPusb_otg_dclk_div@184ti,divider-clockx{@LPsata_dclk_div@1c0ti,divider-clockx{@LPpcie2_dclk_div@1b8ti,divider-clockx{@LPpcie_dclk_div@1b4ti,divider-clockx{@LPemu_dclk_div@194ti,divider-clockx{@LPsecure_32k_dclk_div@1c4ti,divider-clockx{@LPclkoutmux0_clk_mux@158 ti,mux-clockXxLXPVclkoutmux1_clk_mux@15c ti,mux-clockXxL\Pclkoutmux2_clk_mux@160 ti,mux-clockXxL`Picustefuse_sys_gfclk_divfixed-factor-clockxfqPeve_clk@180 ti,mux-clockx47LPhdmi_dpll_clk_mux@164 ti,mux-clockxELdPlmlb_clk@134ti,divider-clockx{@L4PJmlbp_clk@130ti,divider-clockx{@L0PKper_abe_x1_gfclk2_div@138ti,divider-clockxp{@L8PLtimer_sys_clk_div@144ti,divider-clockxLD{PPvideo1_dpll_clk_mux@168 ti,mux-clockxELhPmvideo2_dpll_clk_mux@16c ti,mux-clockxELlPnwkupaon_iclk_mux@108 ti,mux-clockxLPwgpio1_dbclk@1838ti,gate-clockxQL8Pdcan1_sys_clk_mux@1888 ti,mux-clockxELP timer1_gfclk_mux@1840 ti,mux-clock,xPQEFGHIRSTUL@Puart10_gfclk_mux@1880 ti,mux-clockxWXLPclockdomainsPscm_conf@c000sysconLPaxi@0 simple-busBQQ0 pcie@51000000ti,dra746-pcie-rcti,dra7-pcieLQ Q L 7rc_dbicsti_confconfigXpci0B0 00A;KU8pcie1f kpcie-phy0u ` ok Pinterrupt-controller&;Ppcie_ep@51000000"ti,dra746-pcie-epti,dra7-pcie-ep LQ(Q LQ(&7ep_dbicsti_confep_dbics2addr_space K8pcie1f kpcie-phy0 u  disabled Paxi@1 simple-busBQQ00 disabledpcie@51800000ti,dra746-pcie-rcti,dra7-pcieLQ Q L 7rc_dbicsti_confconfigcdXpci0B0000A;KU8pcie2f kpcie-phy0` Pinterrupt-controller&;Pocmcram@40300000 mmio-sramL@0 B@0Psram-hs@0ti,secure-ramLocmcram@40400000 disabled mmio-sramL@@ B@@Pocmcram@40500000 disabled mmio-sramL@P B@PPbandgap@4a0021e00LJ! J#, J#,J#fixedregulator-vdd_3v3regulator-fixed]vdd_3v3 'l2Z2ZPfixedregulator-aic_dvddregulator-fixed]aic_dvdd_fixed lw@w@Pfixedregulator-vttregulator-fixed ]vtt_fixed (l2Z2Z   P?leds gpio-ledsled0 beagle-x15:usr0   heartbeat offled1 beagle-x15:usr1  cpu0 offled2 beagle-x15:usr2  mmc0 offled3 beagle-x15:usr3  disk-activity offgpio_fan gpio-fan ) 2P#connectorhdmi-connector hdmi_aP@portendpoint *P,encoder ti,tpd12s015$  PAportsport@0Lendpoint +Pport@1Lendpoint ,P*sound0simple-audio-card BeagleBoard-X15 LineLine OutLineLine In: Line OutLLOUTLine OutRLOUTMIC2LLine InMIC2RLine In .dsp_b G- i- PBsimple-audio-card,cpu .simple-audio-card,codec /x0P-__symbols__ /interrupt-controller@48211000 /interrupt-controller@48281000 /cpus/cpu@0 /opp-table /ocp/l4@4a000000 /ocp/l4@4a000000/scm@2000% /ocp/l4@4a000000/scm@2000/scm_conf@09 /ocp/l4@4a000000/scm@2000/scm_conf@0/pbias_regulator@e00I /ocp/l4@4a000000/scm@2000/scm_conf@0/pbias_regulator@e00/pbias_mmc_omap5, /ocp/l4@4a000000/scm@2000/scm_conf@0/clocks@/ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/dss_deshdcp_clk@558>+/ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/ehrpwm0_tbclk@558>9/ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/ehrpwm1_tbclk@558>G/ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/ehrpwm2_tbclk@5587U/ocp/l4@4a000000/scm@2000/scm_conf@0/clocks/sys_32k_ck&`/ocp/l4@4a000000/scm@2000/pinmux@14008n/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_defaultB/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_default_no_clk_pu6/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_sdr123/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_hs6/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_sdr256/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_sdr506/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_ddr507/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc1_pins_sdr1048/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc2_pins_default3 /ocp/l4@4a000000/scm@2000/pinmux@1400/mmc2_pins_hs?/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc2_pins_ddr_3_3v_rev11?2/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc2_pins_ddr_1_8v_rev11:K/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc2_pins_ddr_rev206_/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc2_pins_hs2008o/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc4_pins_default3/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc4_pins_hs8/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc3_pins_default3/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc3_pins_hs6/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc3_pins_sdr126/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc3_pins_sdr256/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc3_pins_sdr506/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc4_pins_sdr126/ocp/l4@4a000000/scm@2000/pinmux@1400/mmc4_pins_sdr25(/ocp/l4@4a000000/scm@2000/scm_conf@1c04(/ocp/l4@4a000000/scm@2000/scm_conf@1c24)/ocp/l4@4a000000/scm@2000/dma-router@b78)/ocp/l4@4a000000/scm@2000/dma-router@c78")/ocp/l4@4a000000/cm_core_aon@5000)5/ocp/l4@4a000000/cm_core_aon@5000/clocks7H/ocp/l4@4a000000/cm_core_aon@5000/clocks/atl_clkin0_ck7V/ocp/l4@4a000000/cm_core_aon@5000/clocks/atl_clkin1_ck7d/ocp/l4@4a000000/cm_core_aon@5000/clocks/atl_clkin2_ck7r/ocp/l4@4a000000/cm_core_aon@5000/clocks/atl_clkin3_ck7/ocp/l4@4a000000/cm_core_aon@5000/clocks/hdmi_clkin_ck6/ocp/l4@4a000000/cm_core_aon@5000/clocks/mlb_clkin_ck7/ocp/l4@4a000000/cm_core_aon@5000/clocks/mlbp_clkin_ck=/ocp/l4@4a000000/cm_core_aon@5000/clocks/pciesref_acs_clk_ck7/ocp/l4@4a000000/cm_core_aon@5000/clocks/ref_clkin0_ck7/ocp/l4@4a000000/cm_core_aon@5000/clocks/ref_clkin1_ck7/ocp/l4@4a000000/cm_core_aon@5000/clocks/ref_clkin2_ck7/ocp/l4@4a000000/cm_core_aon@5000/clocks/ref_clkin3_ck5/ocp/l4@4a000000/cm_core_aon@5000/clocks/rmii_clk_ck9/ocp/l4@4a000000/cm_core_aon@5000/clocks/sdvenc_clkin_ck?/ocp/l4@4a000000/cm_core_aon@5000/clocks/secure_32k_clk_src_ck>'/ocp/l4@4a000000/cm_core_aon@5000/clocks/sys_clk32_crystal_ck=U/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_m2x2_ck@1f05f/ocp/l4@4a000000/cm_core_aon@5000/clocks/abe_clk@108<n/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_m2_ck@1f0>}/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_abe_m3x2_ck@1f4?/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_byp_mux@12c:/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_ck@1209/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_x2_ck@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h12x2_ck@13c=/ocp/l4@4a000000/cm_core_aon@5000/clocks/mpu_dpll_hs_clk_div9/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_mpu_ck@160</ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_mpu_m2_ck@1706/ocp/l4@4a000000/cm_core_aon@5000/clocks/mpu_dclk_div= /ocp/l4@4a000000/cm_core_aon@5000/clocks/dsp_dpll_hs_clk_div> /ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_byp_mux@24091/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_ck@234<=/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_m2_ck@244=L/ocp/l4@4a000000/cm_core_aon@5000/clocks/iva_dpll_hs_clk_div>`/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_iva_byp_mux@1ac9q/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_iva_ck@1a0<}/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_iva_m2_ck@1b02/ocp/l4@4a000000/cm_core_aon@5000/clocks/iva_dclk>/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gpu_byp_mux@2e49/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gpu_ck@2d8</ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gpu_m2_ck@2e8=/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_m2_ck@130@/ocp/l4@4a000000/cm_core_aon@5000/clocks/core_dpll_out_dclk_div>/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_byp_mux@21c9/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_ck@210</ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_m2_ck@220?/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_byp_mux@2b4:&/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_ck@2a8=3/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_m2_ck@2b89C/ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_dclk_div9S/ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_dclk_div7c/ocp/l4@4a000000/cm_core_aon@5000/clocks/hdmi_dclk_div=q/ocp/l4@4a000000/cm_core_aon@5000/clocks/per_dpll_hs_clk_div=/ocp/l4@4a000000/cm_core_aon@5000/clocks/usb_dpll_hs_clk_div=/ocp/l4@4a000000/cm_core_aon@5000/clocks/eve_dpll_hs_clk_div>/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_eve_byp_mux@2909/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_eve_ck@284</ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_eve_m2_ck@2946/ocp/l4@4a000000/cm_core_aon@5000/clocks/eve_dclk_div@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h13x2_ck@140@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h14x2_ck@144@ /ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h22x2_ck@154@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h23x2_ck@158@2/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_core_h24x2_ck@15c8E/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_x2_ck?T/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_ddr_h11x2_ck@2288f/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_x2_ck>u/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_dsp_m3x2_ck@2489/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_x2_ck@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_h11x2_ck@2c0@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_h12x2_ck@2c4@/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_h13x2_ck@2c8?/ocp/l4@4a000000/cm_core_aon@5000/clocks/dpll_gmac_m3x2_ck@2bc8/ocp/l4@4a000000/cm_core_aon@5000/clocks/gmii_m_clk_div7/ocp/l4@4a000000/cm_core_aon@5000/clocks/hdmi_clk2_div6/ocp/l4@4a000000/cm_core_aon@5000/clocks/hdmi_div_clk9 /ocp/l4@4a000000/cm_core_aon@5000/clocks/l3_iclk_div@1009/ocp/l4@4a000000/cm_core_aon@5000/clocks/l4_root_clk_div9'/ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_clk2_div87/ocp/l4@4a000000/cm_core_aon@5000/clocks/video1_div_clk9F/ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_clk2_div8V/ocp/l4@4a000000/cm_core_aon@5000/clocks/video2_div_clk<e/ocp/l4@4a000000/cm_core_aon@5000/clocks/ipu1_gfclk_mux@520?t/ocp/l4@4a000000/cm_core_aon@5000/clocks/mcasp1_ahclkr_mux@550?/ocp/l4@4a000000/cm_core_aon@5000/clocks/mcasp1_ahclkx_mux@550B/ocp/l4@4a000000/cm_core_aon@5000/clocks/mcasp1_aux_gfclk_mux@550>/ocp/l4@4a000000/cm_core_aon@5000/clocks/timer5_gfclk_mux@558>/ocp/l4@4a000000/cm_core_aon@5000/clocks/timer6_gfclk_mux@560>/ocp/l4@4a000000/cm_core_aon@5000/clocks/timer7_gfclk_mux@568>/ocp/l4@4a000000/cm_core_aon@5000/clocks/timer8_gfclk_mux@570=/ocp/l4@4a000000/cm_core_aon@5000/clocks/uart6_gfclk_mux@5802/ocp/l4@4a000000/cm_core_aon@5000/clocks/dummy_ck/ /ocp/l4@4a000000/cm_core_aon@5000/clockdomains#/ocp/l4@4a000000/cm_core@8000%+/ocp/l4@4a000000/cm_core@8000/clocks::/ocp/l4@4a000000/cm_core@8000/clocks/dpll_pcie_ref_ck@200@K/ocp/l4@4a000000/cm_core@8000/clocks/dpll_pcie_ref_m2ldo_ck@210Cb/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_in_clk_mux@4ae061186w/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_ck@21cE/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy1_32khz@4a0093b0E/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy2_32khz@4a0093b8B/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy_div@4a00821cC/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy1_clk@4a0093b0C/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy2_clk@4a0093b8G/ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy1_div_clk@4a0093b0G /ocp/l4@4a000000/cm_core@8000/clocks/optfclk_pciephy2_div_clk@4a0093b89"/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_clkvcoldo=6/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_clkvcoldo_div5N/ocp/l4@4a000000/cm_core@8000/clocks/apll_pcie_m2_ck:^/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_byp_mux@14c5o/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_ck@1408{/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_m2_ck@150;/ocp/l4@4a000000/cm_core@8000/clocks/func_96m_aon_dclk_div:/ocp/l4@4a000000/cm_core@8000/clocks/dpll_usb_byp_mux@18c5/ocp/l4@4a000000/cm_core@8000/clocks/dpll_usb_ck@1808/ocp/l4@4a000000/cm_core@8000/clocks/dpll_usb_m2_ck@190=/ocp/l4@4a000000/cm_core@8000/clocks/dpll_pcie_ref_m2_ck@2104/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_x2_ck;/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_h11x2_ck@158;/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_h12x2_ck@15c;/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_h13x2_ck@160;%/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_h14x2_ck@164:7/ocp/l4@4a000000/cm_core@8000/clocks/dpll_per_m2x2_ck@1508H/ocp/l4@4a000000/cm_core@8000/clocks/dpll_usb_clkdcoldo3[/ocp/l4@4a000000/cm_core@8000/clocks/func_128m_clk3i/ocp/l4@4a000000/cm_core@8000/clocks/func_12m_fclk2w/ocp/l4@4a000000/cm_core@8000/clocks/func_24m_clk3/ocp/l4@4a000000/cm_core@8000/clocks/func_48m_fclk3/ocp/l4@4a000000/cm_core@8000/clocks/func_96m_fclk9/ocp/l4@4a000000/cm_core@8000/clocks/l3init_60m_fclk@1045/ocp/l4@4a000000/cm_core@8000/clocks/clkout2_clk@6b0;/ocp/l4@4a000000/cm_core@8000/clocks/l3init_960m_gfclk@6c08/ocp/l4@4a000000/cm_core@8000/clocks/dss_32khz_clk@11208/ocp/l4@4a000000/cm_core@8000/clocks/dss_48mhz_clk@11206/ocp/l4@4a000000/cm_core@8000/clocks/dss_dss_clk@11207/ocp/l4@4a000000/cm_core@8000/clocks/dss_hdmi_clk@11209/ocp/l4@4a000000/cm_core@8000/clocks/dss_video1_clk@11209/ocp/l4@4a000000/cm_core@8000/clocks/dss_video2_clk@11206!/ocp/l4@4a000000/cm_core@8000/clocks/gpio2_dbclk@17606-/ocp/l4@4a000000/cm_core@8000/clocks/gpio3_dbclk@176869/ocp/l4@4a000000/cm_core@8000/clocks/gpio4_dbclk@17706E/ocp/l4@4a000000/cm_core@8000/clocks/gpio5_dbclk@17786Q/ocp/l4@4a000000/cm_core@8000/clocks/gpio6_dbclk@17806]/ocp/l4@4a000000/cm_core@8000/clocks/gpio7_dbclk@18106i/ocp/l4@4a000000/cm_core@8000/clocks/gpio8_dbclk@18186u/ocp/l4@4a000000/cm_core@8000/clocks/mmc1_clk32k@13286/ocp/l4@4a000000/cm_core@8000/clocks/mmc2_clk32k@13306/ocp/l4@4a000000/cm_core@8000/clocks/mmc3_clk32k@18206/ocp/l4@4a000000/cm_core@8000/clocks/mmc4_clk32k@18287/ocp/l4@4a000000/cm_core@8000/clocks/sata_ref_clk@1388A/ocp/l4@4a000000/cm_core@8000/clocks/usb_otg_ss1_refclk960m@13f0A/ocp/l4@4a000000/cm_core@8000/clocks/usb_otg_ss2_refclk960m@1340C/ocp/l4@4a000000/cm_core@8000/clocks/usb_phy1_always_on_clk32k@640C/ocp/l4@4a000000/cm_core@8000/clocks/usb_phy2_always_on_clk32k@688C/ocp/l4@4a000000/cm_core@8000/clocks/usb_phy3_always_on_clk32k@698:./ocp/l4@4a000000/cm_core@8000/clocks/atl_dpll_clk_mux@c007?/ocp/l4@4a000000/cm_core@8000/clocks/atl_gfclk_mux@c00=M/ocp/l4@4a000000/cm_core@8000/clocks/rmii_50mhz_clk_mux@13d0;`/ocp/l4@4a000000/cm_core@8000/clocks/gmac_rft_clk_mux@13d0<q/ocp/l4@4a000000/cm_core@8000/clocks/gpu_core_gclk_mux@1220;/ocp/l4@4a000000/cm_core@8000/clocks/gpu_hyd_gclk_mux@1220=/ocp/l4@4a000000/cm_core@8000/clocks/l3instr_ts_gclk_div@e50</ocp/l4@4a000000/cm_core@8000/clocks/mcasp2_ahclkr_mux@1860</ocp/l4@4a000000/cm_core@8000/clocks/mcasp2_ahclkx_mux@1860?/ocp/l4@4a000000/cm_core@8000/clocks/mcasp2_aux_gfclk_mux@1860</ocp/l4@4a000000/cm_core@8000/clocks/mcasp3_ahclkx_mux@1868?/ocp/l4@4a000000/cm_core@8000/clocks/mcasp3_aux_gfclk_mux@1868</ocp/l4@4a000000/cm_core@8000/clocks/mcasp4_ahclkx_mux@1898?/ocp/l4@4a000000/cm_core@8000/clocks/mcasp4_aux_gfclk_mux@1898<//ocp/l4@4a000000/cm_core@8000/clocks/mcasp5_ahclkx_mux@1878?A/ocp/l4@4a000000/cm_core@8000/clocks/mcasp5_aux_gfclk_mux@1878<V/ocp/l4@4a000000/cm_core@8000/clocks/mcasp6_ahclkx_mux@1904?h/ocp/l4@4a000000/cm_core@8000/clocks/mcasp6_aux_gfclk_mux@1904<}/ocp/l4@4a000000/cm_core@8000/clocks/mcasp7_ahclkx_mux@1908?/ocp/l4@4a000000/cm_core@8000/clocks/mcasp7_aux_gfclk_mux@1908</ocp/l4@4a000000/cm_core@8000/clocks/mcasp8_ahclkx_mux@1890?/ocp/l4@4a000000/cm_core@8000/clocks/mcasp8_aux_gfclk_mux@18908/ocp/l4@4a000000/cm_core@8000/clocks/mmc1_fclk_mux@13288/ocp/l4@4a000000/cm_core@8000/clocks/mmc1_fclk_div@13288/ocp/l4@4a000000/cm_core@8000/clocks/mmc2_fclk_mux@13308/ocp/l4@4a000000/cm_core@8000/clocks/mmc2_fclk_div@13309/ocp/l4@4a000000/cm_core@8000/clocks/mmc3_gfclk_mux@18209/ocp/l4@4a000000/cm_core@8000/clocks/mmc3_gfclk_div@18209!/ocp/l4@4a000000/cm_core@8000/clocks/mmc4_gfclk_mux@182890/ocp/l4@4a000000/cm_core@8000/clocks/mmc4_gfclk_div@18289?/ocp/l4@4a000000/cm_core@8000/clocks/qspi_gfclk_mux@18389N/ocp/l4@4a000000/cm_core@8000/clocks/qspi_gfclk_div@1838<]/ocp/l4@4a000000/cm_core@8000/clocks/timer10_gfclk_mux@1728<o/ocp/l4@4a000000/cm_core@8000/clocks/timer11_gfclk_mux@1730</ocp/l4@4a000000/cm_core@8000/clocks/timer13_gfclk_mux@17c8</ocp/l4@4a000000/cm_core@8000/clocks/timer14_gfclk_mux@17d0</ocp/l4@4a000000/cm_core@8000/clocks/timer15_gfclk_mux@17d8</ocp/l4@4a000000/cm_core@8000/clocks/timer16_gfclk_mux@1830;/ocp/l4@4a000000/cm_core@8000/clocks/timer2_gfclk_mux@1738;/ocp/l4@4a000000/cm_core@8000/clocks/timer3_gfclk_mux@1740;/ocp/l4@4a000000/cm_core@8000/clocks/timer4_gfclk_mux@1748;/ocp/l4@4a000000/cm_core@8000/clocks/timer9_gfclk_mux@1750: /ocp/l4@4a000000/cm_core@8000/clocks/uart1_gfclk_mux@1840:/ocp/l4@4a000000/cm_core@8000/clocks/uart2_gfclk_mux@1848:-/ocp/l4@4a000000/cm_core@8000/clocks/uart3_gfclk_mux@1850:=/ocp/l4@4a000000/cm_core@8000/clocks/uart4_gfclk_mux@1858:M/ocp/l4@4a000000/cm_core@8000/clocks/uart5_gfclk_mux@1870:]/ocp/l4@4a000000/cm_core@8000/clocks/uart7_gfclk_mux@18d0:m/ocp/l4@4a000000/cm_core@8000/clocks/uart8_gfclk_mux@18e0:}/ocp/l4@4a000000/cm_core@8000/clocks/uart9_gfclk_mux@18e88/ocp/l4@4a000000/cm_core@8000/clocks/vip1_gclk_mux@10208/ocp/l4@4a000000/cm_core@8000/clocks/vip2_gclk_mux@10288/ocp/l4@4a000000/cm_core@8000/clocks/vip3_gclk_mux@1030+/ocp/l4@4a000000/cm_core@8000/clockdomains9/ocp/l4@4a000000/cm_core@8000/clockdomains/coreaon_clkdm/ocp/l4@4ae00000/ocp/l4@4ae00000/counter@4000/ocp/l4@4ae00000/prm@6000!/ocp/l4@4ae00000/prm@6000/clocks0/ocp/l4@4ae00000/prm@6000/clocks/sys_clkin1@110:/ocp/l4@4ae00000/prm@6000/clocks/abe_dpll_sys_clk_mux@118=/ocp/l4@4ae00000/prm@6000/clocks/abe_dpll_bypass_clk_mux@11464/ocp/l4@4ae00000/prm@6000/clocks/abe_dpll_clk_mux@10c2E/ocp/l4@4ae00000/prm@6000/clocks/abe_24m_fclk@11c/R/ocp/l4@4ae00000/prm@6000/clocks/aess_fclk@1783\/ocp/l4@4ae00000/prm@6000/clocks/abe_giclk_div@1744j/ocp/l4@4ae00000/prm@6000/clocks/abe_lp_clk_div@1d85y/ocp/l4@4ae00000/prm@6000/clocks/abe_sys_clk_div@1203/ocp/l4@4ae00000/prm@6000/clocks/adc_gfclk_mux@1dc7/ocp/l4@4ae00000/prm@6000/clocks/sys_clk1_dclk_div@1c87/ocp/l4@4ae00000/prm@6000/clocks/sys_clk2_dclk_div@1cc9/ocp/l4@4ae00000/prm@6000/clocks/per_abe_x1_dclk_div@1bc2/ocp/l4@4ae00000/prm@6000/clocks/dsp_gclk_div@18c./ocp/l4@4ae00000/prm@6000/clocks/gpu_dclk@1a07/ocp/l4@4ae00000/prm@6000/clocks/emif_phy_dclk_div@1908/ocp/l4@4ae00000/prm@6000/clocks/gmac_250m_dclk_div@19c/ /ocp/l4@4ae00000/prm@6000/clocks/gmac_main_clk: /ocp/l4@4ae00000/prm@6000/clocks/l3init_480m_dclk_div@1ac6 -/ocp/l4@4ae00000/prm@6000/clocks/usb_otg_dclk_div@1843 >/ocp/l4@4ae00000/prm@6000/clocks/sata_dclk_div@1c04 L/ocp/l4@4ae00000/prm@6000/clocks/pcie2_dclk_div@1b83 [/ocp/l4@4ae00000/prm@6000/clocks/pcie_dclk_div@1b42 i/ocp/l4@4ae00000/prm@6000/clocks/emu_dclk_div@1949 v/ocp/l4@4ae00000/prm@6000/clocks/secure_32k_dclk_div@1c48 /ocp/l4@4ae00000/prm@6000/clocks/clkoutmux0_clk_mux@1588 /ocp/l4@4ae00000/prm@6000/clocks/clkoutmux1_clk_mux@15c8 /ocp/l4@4ae00000/prm@6000/clocks/clkoutmux2_clk_mux@1609 /ocp/l4@4ae00000/prm@6000/clocks/custefuse_sys_gfclk_div- /ocp/l4@4ae00000/prm@6000/clocks/eve_clk@1807 /ocp/l4@4ae00000/prm@6000/clocks/hdmi_dpll_clk_mux@164- /ocp/l4@4ae00000/prm@6000/clocks/mlb_clk@134. /ocp/l4@4ae00000/prm@6000/clocks/mlbp_clk@130;!/ocp/l4@4ae00000/prm@6000/clocks/per_abe_x1_gfclk2_div@1387!/ocp/l4@4ae00000/prm@6000/clocks/timer_sys_clk_div@1449!./ocp/l4@4ae00000/prm@6000/clocks/video1_dpll_clk_mux@1689!B/ocp/l4@4ae00000/prm@6000/clocks/video2_dpll_clk_mux@16c6!V/ocp/l4@4ae00000/prm@6000/clocks/wkupaon_iclk_mux@1082!g/ocp/l4@4ae00000/prm@6000/clocks/gpio1_dbclk@18388!s/ocp/l4@4ae00000/prm@6000/clocks/dcan1_sys_clk_mux@18887!/ocp/l4@4ae00000/prm@6000/clocks/timer1_gfclk_mux@18407!/ocp/l4@4ae00000/prm@6000/clocks/uart10_gfclk_mux@1880'!/ocp/l4@4ae00000/prm@6000/clockdomains!/ocp/l4@4ae00000/scm_conf@c000!/ocp/axi@0/pcie@51000000.!/ocp/axi@0/pcie@51000000/interrupt-controller!/ocp/axi@0/pcie_ep@51000000!/ocp/axi@1/pcie@51800000.!/ocp/axi@1/pcie@51800000/interrupt-controller!/ocp/ocmcram@40300000!/ocp/ocmcram@40400000"/ocp/ocmcram@40500000" /ocp/bandgap@4a0021e0"/ocp/dsp_system@40d00000"!/ocp/padconf@4844a0002"3/ocp/padconf@4844a000/mmc1_iodelay_ddr_rev11_conf4"O/ocp/padconf@4844a000/mmc1_iodelay_ddr50_rev20_conf5"k/ocp/padconf@4844a000/mmc1_iodelay_sdr104_rev11_conf5"/ocp/padconf@4844a000/mmc1_iodelay_sdr104_rev20_conf4"/ocp/padconf@4844a000/mmc2_iodelay_hs200_rev11_conf4"/ocp/padconf@4844a000/mmc2_iodelay_hs200_rev20_conf7"/ocp/padconf@4844a000/mmc2_iodelay_ddr_3_3v_rev11_conf7#/ocp/padconf@4844a000/mmc2_iodelay_ddr_1_8v_rev11_conf0#'/ocp/padconf@4844a000/mmc3_iodelay_manual1_conf0#G/ocp/padconf@4844a000/mmc3_iodelay_manual1_conf1#g/ocp/padconf@4844a000/mmc4_iodelay_ds_rev11_conf1#/ocp/padconf@4844a000/mmc4_iodelay_ds_rev20_conf=#/ocp/padconf@4844a000/mmc4_iodelay_sdr12_hs_sdr25_rev11_conf=#/ocp/padconf@4844a000/mmc4_iodelay_sdr12_hs_sdr25_rev20_conf#/ocp/dma-controller@4a056000#/ocp/edma@43300000#/ocp/tptc@43400000$/ocp/tptc@43500000$ /ocp/gpio@4ae10000$/ocp/gpio@48055000$/ocp/gpio@48057000$/ocp/gpio@48059000$#/ocp/gpio@4805b000$)/ocp/gpio@4805d000$//ocp/gpio@48051000$5/ocp/gpio@48053000$;/ocp/serial@4806a000$A/ocp/serial@4806c000$G/ocp/serial@48020000$M/ocp/serial@4806e000$S/ocp/serial@48066000$Y/ocp/serial@48068000$_/ocp/serial@48420000$e/ocp/serial@48422000$k/ocp/serial@48424000$q/ocp/serial@4ae2b000$x/ocp/mailbox@4a0f4000$/ocp/mailbox@4883a000$/ocp/mailbox@4883c000$/ocp/mailbox@4883e000$/ocp/mailbox@48840000&$/ocp/mailbox@48840000/mbox_ipu1_ipc3x&$/ocp/mailbox@48840000/mbox_dsp1_ipc3x$/ocp/mailbox@48842000&$/ocp/mailbox@48842000/mbox_ipu2_ipc3x&$/ocp/mailbox@48842000/mbox_dsp2_ipc3x$/ocp/mailbox@48844000$/ocp/mailbox@48846000%/ocp/mailbox@4885e000% /ocp/mailbox@48860000%/ocp/mailbox@48862000%/ocp/mailbox@48864000%'/ocp/mailbox@48802000%1/ocp/timer@4ae18000%8/ocp/timer@48032000%?/ocp/timer@48034000%F/ocp/timer@48036000%M/ocp/timer@48820000%T/ocp/timer@48822000%[/ocp/timer@48824000%b/ocp/timer@48826000%i/ocp/timer@4803e000%p/ocp/timer@48086000%x/ocp/timer@48088000%/ocp/timer@4ae20000%/ocp/timer@48828000%/ocp/timer@4882a000%/ocp/timer@4882c000%/ocp/timer@4882e000%/ocp/wdt@4ae14000%/ocp/spinlock@4a0f6000%/ocp/ipu@58820000%/ocp/ipu@55020000%/ocp/dsp@40800000N/ocp/i2c@48070000%/ocp/i2c@48070000/tps659038@58@%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/smps12?%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/smps3@%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/smps45?%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/smps6?%/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/smps8>&/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo1>&/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo2>&/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo3>& /ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo4>&)/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldo9?&2/ocp/i2c@48070000/tps659038@58/tps659038_pmic/regulators/ldoln@&