| /external/swiftshader/third_party/llvm-7.0/llvm/unittests/CodeGen/ |
| D | MachineInstrTest.cpp | 120 auto MI1 = MF->CreateMachineInstr(MCID, DebugLoc()); in TEST() local
158 void checkHashAndIsEqualMatch(MachineInstr *MI1, MachineInstr *MI2) { in checkHashAndIsEqualMatch()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/ |
| D | MicroMipsSizeReduction.cpp | 392 static bool ConsecutiveInstr(MachineInstr *MI1, MachineInstr *MI2) { in ConsecutiveInstr()
458 MachineInstr *MI1 = Arguments->MI; in ReduceXWtoXWP() local
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/ |
| D | DFAPacketizer.cpp | 360 bool VLIWPacketizerList::alias(const MachineInstr &MI1, in alias()
|
| D | TargetInstrInfo.cpp | 422 const MachineInstr &MI1, in produceSameValue()
678 MachineInstr *MI1 = nullptr; in hasReassociableOperands() local
693 MachineInstr *MI1 = MRI.getUniqueVRegDef(Inst.getOperand(1).getReg()); in hasReassociableSibling() local
|
| D | MachineInstr.cpp | 336 static bool hasIdenticalMMOs(const MachineInstr &MI1, const MachineInstr &MI2) { in hasIdenticalMMOs()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/ |
| D | AArch64CollectLOH.cpp | 284 const MachineInstr *MI1; ///< Second instruction involved in the LOH member
|
| /external/llvm/lib/CodeGen/ |
| D | TargetInstrInfo.cpp | 386 const MachineInstr &MI1, in produceSameValue()
570 MachineInstr *MI1 = nullptr; in hasReassociableOperands() local
585 MachineInstr *MI1 = MRI.getUniqueVRegDef(Inst.getOperand(1).getReg()); in hasReassociableSibling() local
|
| D | MachineInstr.cpp | 905 static bool hasIdenticalMMOs(const MachineInstr &MI1, const MachineInstr &MI2) { in hasIdenticalMMOs()
|
| /external/python/pybind11/tests/ |
| D | test_multiple_inheritance.py | 54 class MI1(m.Base1, m.Base2): class
|
| /external/llvm/lib/Target/X86/ |
| D | X86OptimizeLEAs.cpp | 364 int64_t OptimizeLEAPass::getAddrDispShift(const MachineInstr &MI1, unsigned N1, in getAddrDispShift()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/ |
| D | X86OptimizeLEAs.cpp | 391 int64_t OptimizeLEAPass::getAddrDispShift(const MachineInstr &MI1, unsigned N1, in getAddrDispShift()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/ |
| D | AMDGPUSubtarget.cpp | 651 MachineInstr &MI1 = *SUa->getInstr(); in apply() local
|
| D | SIFixSGPRCopies.cpp | 477 MachineInstr *MI1 = *I1; in hoistAndMergeSGPRInits() local
|
| D | SIInstrInfo.cpp | 376 static bool memOpsHaveSameBasePtr(const MachineInstr &MI1, unsigned BaseReg1, in memOpsHaveSameBasePtr()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Hexagon/ |
| D | HexagonSubtarget.cpp | 147 MachineInstr &MI1 = *SU.getInstr(); in apply() local
|
| D | HexagonVLIWPacketizer.cpp | 960 bool HexagonPacketizerList::arePredicatesComplements(MachineInstr &MI1, in arePredicatesComplements()
|
| D | HexagonInstrInfo.cpp | 2560 bool HexagonInstrInfo::isToBeScheduledASAP(const MachineInstr &MI1, in isToBeScheduledASAP()
2877 bool HexagonInstrInfo::addLatencyToSchedule(const MachineInstr &MI1, in addLatencyToSchedule()
|
| /external/llvm/lib/Target/Hexagon/ |
| D | HexagonVLIWPacketizer.cpp | 844 bool HexagonPacketizerList::arePredicatesComplements(MachineInstr &MI1, in arePredicatesComplements()
|
| D | HexagonInstrInfo.cpp | 2932 bool HexagonInstrInfo::addLatencyToSchedule(const MachineInstr *MI1, in addLatencyToSchedule()
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMBaseInstrInfo.cpp | 1451 const MachineInstr &MI1, in produceSameValue()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/ |
| D | ARMBaseInstrInfo.cpp | 1629 const MachineInstr &MI1, in produceSameValue()
|