Searched defs:saddlv (Results 1 – 9 of 9) sorted by relevance
| /external/swiftshader/third_party/llvm-7.0/llvm/test/MC/AArch64/ |
| D | neon-across.s | 13 saddlv d0, v1.4s define
|
| D | neon-diagnostics.s | 3659 saddlv d0, v1.2s define
|
| /external/llvm/test/MC/AArch64/ |
| D | neon-across.s | 13 saddlv d0, v1.4s define
|
| D | neon-diagnostics.s | 3719 saddlv d0, v1.2s define
|
| /external/vixl/test/aarch64/ |
| D | test-trace-aarch64.cc | 1391 __ saddlv(d12, v7.V4S()); in GenerateTestSequenceNEON() local
1392 __ saddlv(h14, v28.V16B()); in GenerateTestSequenceNEON() local
1393 __ saddlv(h30, v30.V8B()); in GenerateTestSequenceNEON() local
1394 __ saddlv(s27, v3.V4H()); in GenerateTestSequenceNEON() local
1395 __ saddlv(s16, v16.V8H()); in GenerateTestSequenceNEON() local
|
| /external/v8/src/codegen/arm64/ |
| D | assembler-arm64.cc | 2005 void Assembler::saddlv(const VRegister& vd, const VRegister& vn) { in saddlv() function in v8::internal::Assembler
|
| /external/v8/src/execution/arm64/ |
| D | simulator-logic-arm64.cc | 1186 LogicVRegister Simulator::saddlv(VectorFormat vform, LogicVRegister dst, in saddlv() function in v8::internal::Simulator
|
| /external/vixl/src/aarch64/ |
| D | assembler-aarch64.cc | 4722 void Assembler::saddlv(const VRegister& vd, const VRegister& vn) { in saddlv() function in vixl::aarch64::Assembler
|
| D | logic-aarch64.cc | 1265 LogicVRegister Simulator::saddlv(VectorFormat vform, in saddlv() function in vixl::aarch64::Simulator
|