Home
last modified time | relevance | path

Searched defs:sri (Results 1 – 10 of 10) sorted by relevance

/external/libgsm/src/
Dshort_term.c275 register word sri, tmp1, tmp2; variable
328 register float sri = *wt++; variable
/external/llvm/test/MC/AArch64/
Darm64-advsimd.s1374 sri d0, d0, #1 define
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/AArch64/
Darm64-advsimd.s1374 sri d0, d0, #1 define
/external/tensorflow/tensorflow/core/common_runtime/
Dhierarchical_tree_broadcaster.cc181 for (int sri = 0; sri < num_subdivs; sri++) { in InitializeCollectiveParams() local
/external/vixl/test/aarch64/
Dtest-trace-aarch64.cc1719 __ sri(d14, d14, 49); in GenerateTestSequenceNEON() local
1720 __ sri(v23.V16B(), v8.V16B(), 4); in GenerateTestSequenceNEON() local
1721 __ sri(v20.V2D(), v13.V2D(), 20); in GenerateTestSequenceNEON() local
1722 __ sri(v16.V2S(), v2.V2S(), 24); in GenerateTestSequenceNEON() local
1723 __ sri(v5.V4H(), v23.V4H(), 11); in GenerateTestSequenceNEON() local
1724 __ sri(v27.V4S(), v15.V4S(), 23); in GenerateTestSequenceNEON() local
1725 __ sri(v19.V8B(), v29.V8B(), 4); in GenerateTestSequenceNEON() local
1726 __ sri(v7.V8H(), v29.V8H(), 3); in GenerateTestSequenceNEON() local
/external/nist-sip/java/gov/nist/javax/sip/stack/
DSIPTransactionStack.java1313 ServerResponseInterface sri = sipMessageFactory.newSIPServerResponse( in newSIPServerResponse() local
/external/v8/src/codegen/arm64/
Dassembler-arm64.cc1678 void Assembler::sri(const VRegister& vd, const VRegister& vn, int shift) { in sri() function in v8::internal::Assembler
/external/v8/src/execution/arm64/
Dsimulator-logic-arm64.cc1433 LogicVRegister Simulator::sri(VectorFormat vform, LogicVRegister dst, in sri() function in v8::internal::Simulator
/external/vixl/src/aarch64/
Dassembler-aarch64.cc5015 void Assembler::sri(const VRegister& vd, const VRegister& vn, int shift) { in sri() function in vixl::aarch64::Assembler
Dlogic-aarch64.cc1575 LogicVRegister Simulator::sri(VectorFormat vform, in sri() function in vixl::aarch64::Simulator