Searched refs:AMEVCNTR10_EL0 (Results 1 – 6 of 6) sorted by relevance
| /external/arm-trusted-firmware/lib/extensions/amu/aarch64/ |
| D | amu_helpers.S | 106 1: read AMEVCNTR10_EL0 /* index 0 */
149 1: write AMEVCNTR10_EL0 /* index 0 */
|
| /external/swiftshader/third_party/llvm-7.0/llvm/test/MC/AArch64/ |
| D | armv8.4a-actmon.s | 25 msr AMEVCNTR10_EL0, x0
74 mrs x0, AMEVCNTR10_EL0
|
| /external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/AArch64/ |
| D | armv8.4a-actmon.txt | 106 #CHECK: msr AMEVCNTR10_EL0, x0
155 #CHECK: mrs x0, AMEVCNTR10_EL0
|
| /external/arm-trusted-firmware/include/arch/aarch64/ |
| D | arch.h | 804 #define AMEVCNTR10_EL0 S3_3_C13_C12_0 macro
|
| /external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/AArch64/ |
| D | AArch64GenSystemOperands.inc | 850 AMEVCNTR10_EL0 = 57056,
2677 { "AMEVCNTR10_EL0", 0xDEE0, true, true, {AArch64::HasV8_4aOps} }, // 695
2754 { "AMEVCNTR10_EL0", 695 },
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/ |
| D | AArch64SystemOperands.td | 1266 def : RWSysReg<"AMEVCNTR10_EL0", 0b11, 0b011, 0b1101, 0b1100, 0b000>;
|