Home
last modified time | relevance | path

Searched refs:AR71XX_DDR_CTRL_SIZE (Results 1 – 5 of 5) sorted by relevance

/external/u-boot/arch/mips/mach-ath79/ar933x/
Dddr.c108 regs = map_physmem(AR71XX_DDR_CTRL_BASE, AR71XX_DDR_CTRL_SIZE, in ddr_init()
241 regs = map_physmem(AR71XX_DDR_CTRL_BASE, AR71XX_DDR_CTRL_SIZE, in ddr_tap_tuning()
/external/u-boot/arch/mips/mach-ath79/ar934x/
Dddr.c44 ddr_regs = map_physmem(AR71XX_DDR_CTRL_BASE, AR71XX_DDR_CTRL_SIZE, in ar934x_ddr_init()
/external/u-boot/arch/mips/mach-ath79/qca953x/
Dddr.c224 regs = map_physmem(AR71XX_DDR_CTRL_BASE, AR71XX_DDR_CTRL_SIZE, in ddr_init()
414 regs = map_physmem(AR71XX_DDR_CTRL_BASE, AR71XX_DDR_CTRL_SIZE, in ddr_tap_tuning()
/external/u-boot/arch/mips/mach-ath79/qca956x/
Dddr.c190 void __iomem *ddr_regs = map_physmem(AR71XX_DDR_CTRL_BASE, AR71XX_DDR_CTRL_SIZE, in qca956x_ddr_init()
/external/u-boot/arch/mips/mach-ath79/include/mach/
Dar71xx_regs.h36 #define AR71XX_DDR_CTRL_SIZE 0x100 macro