Searched refs:B11 (Results 1 – 25 of 83) sorted by relevance
1234
19 struct B11 { char c[8]; B11() { printf("B11 = %p\n", this); } }; in B11() argument342 struct AA3 : B11, B1, virtual B0 {370 struct AB3 : B11, B1, virtual B0 {396 struct AC3 : B11, B1, virtual B0 {422 struct AD3 : B11, B1, virtual B0 {
614 emit(instr | frt.code() * B21 | fra.code() * B16 | frb.code() * B11 | r); in a_form()637 emit(instr | rt.code() * B21 | ra.code() * B16 | rb.code() * B11 | o | r); in xo_form()647 emit(instr | rs.code() * B21 | ra.code() * B16 | sh0_4 * B11 | m0_4 * B6 | in md_form()656 emit(instr | rs.code() * B21 | ra.code() * B16 | rb.code() * B11 | m0_4 * B6 | in mds_form()737 emit(RLWINMX | rs.code() * B21 | ra.code() * B16 | sh * B11 | mb * B6 | in rlwinm()745 emit(RLWNMX | rs.code() * B21 | ra.code() * B16 | rb.code() * B11 | mb * B6 | in rlwnm()754 emit(RLWIMIX | rs.code() * B21 | ra.code() * B16 | sh * B11 | mb * B6 | in rlwimi()946 emit(EXT2 | ISEL | rt.code() * B21 | ra.code() * B16 | rb.code() * B11 | in isel()1106 emit(EXT2 | SRADIX | rs.code() * B21 | ra.code() * B16 | sh0_4 * B11 | in sradi()1437 emit(EXT1 | CRXOR | bt * B21 | ba * B16 | bb * B11); in crxor()[all …]
369 emit(instr | f1 * B21 | f2 * B16 | f3 * B11 | rc); in x_form()373 emit(instr | rs.code() * B21 | ra.code() * B16 | rb.code() * B11 | rc); in x_form()377 emit(instr | rs.code() * B21 | ra.code() * B16 | rb.code() * B11 | eh);386 emit(instr | cr.code() * B23 | L * B21 | s1.code() * B16 | s2.code() * B11 | in x_form()440 emit(instr | (t.code() & 0x1F) * B21 | (b.code() & 0x1F) * B11 | BX * B1 | in xx2_form()461 (b.code() & 0x1F) * B11 | AX * B2 | BX * B1 | TX);484 emit(instr | rt.code() * B21 | imm.immediate() * B16 | rb.code() * B11);488 emit(instr | rt.code() * B21 | ra.code() * B16 | rb.code() * B11); in vx_form()491 emit(instr | rt.code() * B21 | rb.code() * B11); in vx_form()509 emit(instr | rt.code() * B21 | ra.code() * B16 | rb.code() * B11 |[all …]
67 struct __attribute__((abi_tag("A"))) B11 { struct70 A10 B11::b; argument
47 static constexpr IValueT B11 = 1 << 11; variable1108 const IValueT Encoding = B27 | B26 | B25 | B11 | B9 | B8 | B4 | in emitInsertExtractInt()1274 constexpr IValueT VFPOpcode = B27 | B26 | B25 | B11 | B9 | B8; in emitVFPddd()1298 constexpr IValueT VFPOpcode = B27 | B26 | B25 | B11 | B9; in emitVFPsss()1650 IValueT Encoding = (Cond << kConditionShift) | B24 | B23 | B11 | B10 | B9 | in emitMemExOp()2142 B17 | B16 | B11 | B10 | B9 | B8 | B5 | B4; in rbit()2154 B16 | B11 | B10 | B9 | B8 | B5 | B4; in rev()2391 constexpr IValueT VaddqiOpcode = B11; in vaddqi()2403 constexpr IValueT VaddqfOpcode = B11 | B8; in vaddqf()2452 constexpr IValueT VceqOpcode = B24 | B11 | B4; in vceqqi()[all …]
570 B11 | B10 | B9 | B8 | B7 | B4 | B3 | B2 | B1 | B0;586 B11 | B10 | B9 | B8 | B7 | B4 |619 (static_cast<int32_t>(rt)*B12) | B11 | B9 |635 (static_cast<int32_t>(rt)*B12) | B11 | B9 |657 (static_cast<int32_t>(rt)*B12) | B11 | B9 | in vmovsrr()680 (static_cast<int32_t>(rt)*B12) | B11 | B9 | in vmovrrs()699 (static_cast<int32_t>(rt)*B12) | B11 | B9 | B8 |720 (static_cast<int32_t>(rt)*B12) | B11 | B9 | B8 |742 (static_cast<int32_t>(rt)*B12) | B11 | B9 | B8 |757 B11 | B9 | ad.vencoding();[all …]
20 br i1 %I10, label %B11, label %B2122 B11:
225 %B11 = udiv i16 %L7, -1226 %G4 = getelementptr i16, i16* %A8, i16 %B11229 %B23 = mul i16 %B11, %B11234 %C10 = icmp ugt i16 %L, %B11
51 94,B11
50 115,B11
46 …"."), B10('B', 10, "/"), B11('B', 11, "(key to right of /)"), B12('B', 12, "(2 keys to right of /)… enumConstant
227 def B11 : AArch64Reg<11, "b11">, DwarfRegNum<[75]>;261 def H11 : AArch64Reg<11, "h11", [B11]>, DwarfRegAlias<B11>;296 def S11 : AArch64Reg<11, "s11", [H11]>, DwarfRegAlias<B11>;331 def D11 : AArch64Reg<11, "d11", [S11], ["v11", ""]>, DwarfRegAlias<B11>;366 def Q11 : AArch64Reg<11, "q11", [D11], ["v11", ""]>, DwarfRegAlias<B11>;
123 case AArch64::D11: return AArch64::B11; in getBRegFromDReg()163 case AArch64::B11: return AArch64::D11; in getDRegFromBReg()
91 ; CHECK-NEXT: [[B11:[^ ]+]] = mul i32 [[B3]], [[B8]]93 ; CHECK-NEXT: [[B27:[^ ]+]] = mul i32 [[B11]], [[B16]]
246 def B11 : AArch64Reg<11, "b11">, DwarfRegNum<[75]>;280 def H11 : AArch64Reg<11, "h11", [B11]>, DwarfRegAlias<B11>;315 def S11 : AArch64Reg<11, "s11", [H11]>, DwarfRegAlias<B11>;350 def D11 : AArch64Reg<11, "d11", [S11], ["v11", ""]>, DwarfRegAlias<B11>;385 def Q11 : AArch64Reg<11, "q11", [D11], ["v11", ""]>, DwarfRegAlias<B11>;
321 %B11 = extractelement <16 x float> %B, i32 11322 %add11 = fadd float %A11, %B11590 %B11 = extractelement <16 x float> %B, i32 11591 %add11 = fsub float %A11, %B11
423 %B11 = sdiv i32 %L6, %L6425 %B14 = srem i32 %B11, %B13
115 message B11 {} message
82 B11=0x00000000 key
45 …C10, C11, C12, C13, B00, B01, B02, B03, B04, B05, B06, B07, B08, B09, B10, B11, B12, B13, A00, A01… enumConstant
104 0B11..0B12; ; UNASSIGNED
112 0B11..0B12; ; UNASSIGNED