Searched refs:BRW_OPCODE_ASR (Results 1 – 18 of 18) sorted by relevance
/external/mesa3d/src/intel/compiler/ |
D | brw_eu.cpp | 616 { BRW_OPCODE_ASR, 12, "asr", 2, 1, GEN_LT(GEN12) }, 617 { BRW_OPCODE_ASR, 108, "asr", 2, 1, GEN_GE(GEN12) },
|
D | brw_shader.cpp | 957 case BRW_OPCODE_ASR: in can_do_saturate() 1004 case BRW_OPCODE_ASR: in can_do_cmod()
|
D | brw_vec4_cse.cpp | 60 case BRW_OPCODE_ASR: in is_expression()
|
D | brw_fs_cse.cpp | 59 case BRW_OPCODE_ASR: in is_expression()
|
D | brw_vec4_copy_propagation.cpp | 195 case BRW_OPCODE_ASR: in try_constant_propagate()
|
D | brw_eu_defines.h | 214 BRW_OPCODE_ASR, enumerator
|
D | brw_fs_copy_propagation.cpp | 757 case BRW_OPCODE_ASR: in try_constant_propagate()
|
D | brw_ir_performance.cpp | 304 case BRW_OPCODE_ASR: in instruction_desc()
|
D | brw_vec4_generator.cpp | 1584 case BRW_OPCODE_ASR: in generate_code()
|
D | brw_fs_generator.cpp | 2077 case BRW_OPCODE_ASR: in generate_code()
|
D | test_fs_cmod_propagation.cpp | 1489 EXPECT_EQ(BRW_OPCODE_ASR, instruction(block0, 0)->opcode); in TEST_F()
|
D | brw_fs.cpp | 6521 case BRW_OPCODE_ASR: in get_lowered_simd_width()
|
/external/igt-gpu-tools/assembler/ |
D | lex.l | 129 "asr" { yylval.integer = BRW_OPCODE_ASR; return ASR; }
|
D | brw_defines.h | 647 BRW_OPCODE_ASR = 12, enumerator
|
D | brw_disasm.c | 66 [BRW_OPCODE_ASR] = { .name = "asr", .nsrc = 2, .ndst = 1 },
|
D | gram.y | 3060 (instr->header.opcode == BRW_OPCODE_ASR) || in reset_instruction_src_region()
|
/external/mesa3d/src/intel/tools/ |
D | i965_lex.l | 55 asr { yylval.integer = BRW_OPCODE_ASR; return ASR; }
|
D | i965_gram.y | 219 case BRW_OPCODE_ASR: in i965_asm_binary_instruction()
|