Home
last modified time | relevance | path

Searched refs:CLK_DIVIDER_ALLOW_ZERO (Results 1 – 4 of 4) sorted by relevance

/external/arm-trusted-firmware/plat/xilinx/zynqmp/pm_service/
Dpm_api_clock.c140 CLK_DIVIDER_ALLOW_ZERO, \
154 CLK_DIVIDER_ALLOW_ZERO, \
335 .typeflags = CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO,
382 .typeflags = CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO |
393 .typeflags = CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO |
433 .typeflags = CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO,
445 .typeflags = CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO,
509 .typeflags = CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO,
522 .typeflags = CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO,
531 .typeflags = CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ALLOW_ZERO,
[all …]
Dpm_api_clock.h49 #define CLK_DIVIDER_ALLOW_ZERO BIT(2) macro
/external/u-boot/include/linux/
Dclk-provider.h116 #define CLK_DIVIDER_ALLOW_ZERO BIT(2) macro
/external/u-boot/drivers/clk/
Dclk-divider.c62 WARN(!(flags & CLK_DIVIDER_ALLOW_ZERO), in divider_recalc_rate()