Searched refs:CLK_USB_PHY0 (Results 1 – 25 of 27) sorted by relevance
12
| /external/u-boot/include/dt-bindings/clock/ |
| D | sun8i-v3s-ccu.h | 88 #define CLK_USB_PHY0 56 macro
|
| D | sun8i-a23-a33-ccu.h | 99 #define CLK_USB_PHY0 74 macro
|
| D | sun5i-ccu.h | 81 #define CLK_USB_PHY0 77 macro
|
| D | sun50i-a64-ccu.h | 106 #define CLK_USB_PHY0 86 macro
|
| D | sun8i-a83t-ccu.h | 114 #define CLK_USB_PHY0 77 macro
|
| D | sun8i-h3-ccu.h | 117 #define CLK_USB_PHY0 88 macro
|
| D | sun50i-h6-ccu.h | 91 #define CLK_USB_PHY0 105 macro
|
| D | sun6i-a31-ccu.h | 134 #define CLK_USB_PHY0 100 macro
|
| D | sun8i-r40-ccu.h | 144 #define CLK_USB_PHY0 124 macro
|
| /external/u-boot/drivers/clk/sunxi/ |
| D | clk_v3s.c | 28 [CLK_USB_PHY0] = GATE(0x0cc, BIT(8)),
|
| D | clk_a10s.c | 37 [CLK_USB_PHY0] = GATE(0x0cc, BIT(8)),
|
| D | clk_a23.c | 34 [CLK_USB_PHY0] = GATE(0x0cc, BIT(8)),
|
| D | clk_a83t.c | 36 [CLK_USB_PHY0] = GATE(0x0cc, BIT(8)),
|
| D | clk_a64.c | 37 [CLK_USB_PHY0] = GATE(0x0cc, BIT(8)),
|
| D | clk_h6.c | 32 [CLK_USB_PHY0] = GATE(0xa70, BIT(29)),
|
| D | clk_a31.c | 44 [CLK_USB_PHY0] = GATE(0x0cc, BIT(8)),
|
| D | clk_h3.c | 42 [CLK_USB_PHY0] = GATE(0x0cc, BIT(8)),
|
| D | clk_r40.c | 48 [CLK_USB_PHY0] = GATE(0x0cc, BIT(8)),
|
| /external/u-boot/arch/arm/dts/ |
| D | sun8i-v3s.dtsi | 175 clocks = <&ccu CLK_USB_PHY0>;
|
| D | sun50i-h6.dtsi | 439 clocks = <&ccu CLK_USB_PHY0>,
|
| D | sun5i.dtsi | 332 clocks = <&ccu CLK_USB_PHY0>;
|
| D | sun8i-a23-a33.dtsi | 226 clocks = <&ccu CLK_USB_PHY0>,
|
| D | sun8i-r40.dtsi | 253 clocks = <&ccu CLK_USB_PHY0>,
|
| D | sunxi-h3-h5.dtsi | 267 clocks = <&ccu CLK_USB_PHY0>,
|
| D | sun50i-a64.dtsi | 431 clocks = <&ccu CLK_USB_PHY0>,
|
12