Home
last modified time | relevance | path

Searched refs:CLK_USB_PHY1 (Results 1 – 22 of 22) sorted by relevance

/external/u-boot/include/dt-bindings/clock/
Dsun8i-a23-a33-ccu.h100 #define CLK_USB_PHY1 75 macro
Dsun5i-ccu.h82 #define CLK_USB_PHY1 78 macro
Dsun50i-a64-ccu.h107 #define CLK_USB_PHY1 87 macro
Dsun8i-a83t-ccu.h115 #define CLK_USB_PHY1 78 macro
Dsun8i-h3-ccu.h118 #define CLK_USB_PHY1 89 macro
Dsun50i-h6-ccu.h92 #define CLK_USB_PHY1 106 macro
Dsun6i-a31-ccu.h135 #define CLK_USB_PHY1 101 macro
Dsun8i-r40-ccu.h145 #define CLK_USB_PHY1 125 macro
/external/u-boot/drivers/clk/sunxi/
Dclk_a10s.c38 [CLK_USB_PHY1] = GATE(0x0cc, BIT(9)),
Dclk_a23.c35 [CLK_USB_PHY1] = GATE(0x0cc, BIT(9)),
Dclk_a83t.c37 [CLK_USB_PHY1] = GATE(0x0cc, BIT(9)),
Dclk_a64.c38 [CLK_USB_PHY1] = GATE(0x0cc, BIT(9)),
Dclk_h6.c35 [CLK_USB_PHY1] = GATE(0xa74, BIT(29)),
Dclk_a31.c45 [CLK_USB_PHY1] = GATE(0x0cc, BIT(9)),
Dclk_h3.c43 [CLK_USB_PHY1] = GATE(0x0cc, BIT(9)),
Dclk_r40.c49 [CLK_USB_PHY1] = GATE(0x0cc, BIT(9)),
/external/u-boot/arch/arm/dts/
Dsun8i-a23-a33.dtsi227 <&ccu CLK_USB_PHY1>;
Dsun8i-r40.dtsi254 <&ccu CLK_USB_PHY1>,
Dsunxi-h3-h5.dtsi268 <&ccu CLK_USB_PHY1>,
Dsun50i-a64.dtsi432 <&ccu CLK_USB_PHY1>;
Dsun8i-a83t.dtsi577 <&ccu CLK_USB_PHY1>,
Dsun6i-a31.dtsi489 <&ccu CLK_USB_PHY1>,