Home
last modified time | relevance | path

Searched refs:CONFIG_SYS_I2C_RTC_ADDR (Results 1 – 25 of 61) sorted by relevance

123

/external/u-boot/drivers/rtc/
Dm41t11.c77 i2c_read(CONFIG_SYS_I2C_RTC_ADDR, RTC_SEC_ADDR, 1, data, RTC_REG_CNT); in rtc_get()
95 i2c_read(CONFIG_SYS_I2C_RTC_ADDR, M41T11_YEAR_DATA, 1, &cent, M41T11_YEAR_SIZE); in rtc_get()
103 i2c_write(CONFIG_SYS_I2C_RTC_ADDR, M41T11_YEAR_DATA, 1, &cent, M41T11_YEAR_SIZE); in rtc_get()
148 i2c_write(CONFIG_SYS_I2C_RTC_ADDR, M41T11_YEAR_DATA, 1, &cent, M41T11_YEAR_SIZE); in rtc_set()
151 i2c_write(CONFIG_SYS_I2C_RTC_ADDR, RTC_SEC_ADDR, 1, data, RTC_REG_CNT); in rtc_set()
160 i2c_read(CONFIG_SYS_I2C_RTC_ADDR, RTC_SEC_ADDR, 1, &val, 1); in rtc_reset()
162 i2c_write(CONFIG_SYS_I2C_RTC_ADDR, RTC_SEC_ADDR, 1, &val, RTC_REG_CNT); in rtc_reset()
164 i2c_read(CONFIG_SYS_I2C_RTC_ADDR, RTC_CONTROL_ADDR, 1, &val, 1); in rtc_reset()
166 i2c_write(CONFIG_SYS_I2C_RTC_ADDR, RTC_CONTROL_ADDR, 1, &val, 1); in rtc_reset()
Dds1374.c32 #ifndef CONFIG_SYS_I2C_RTC_ADDR
33 # define CONFIG_SYS_I2C_RTC_ADDR 0x68 macro
197 return (i2c_reg_read (CONFIG_SYS_I2C_RTC_ADDR, reg)); in rtc_read()
203 val |= i2c_reg_read (CONFIG_SYS_I2C_RTC_ADDR, reg); in rtc_write()
204 i2c_reg_write (CONFIG_SYS_I2C_RTC_ADDR, reg, val); in rtc_write()
206 val = i2c_reg_read (CONFIG_SYS_I2C_RTC_ADDR, reg) & ~val; in rtc_write()
207 i2c_reg_write (CONFIG_SYS_I2C_RTC_ADDR, reg, val); in rtc_write()
213 i2c_reg_write (CONFIG_SYS_I2C_RTC_ADDR, reg, val); in rtc_write_raw()
Drs5c372.c42 #ifndef CONFIG_SYS_I2C_RTC_ADDR
43 #define CONFIG_SYS_I2C_RTC_ADDR 0x32 macro
66 ret = i2c_read(CONFIG_SYS_I2C_RTC_ADDR, 0, 0, buf, len); in rs5c372_readram()
106 ret = i2c_write(CONFIG_SYS_I2C_RTC_ADDR, 0, 0, buf, RS5C372_RAM_SIZE+1); in rs5c372_enable()
207 ret = i2c_read(CONFIG_SYS_I2C_RTC_ADDR, 0, 0, buf, 1); in rtc_set()
236 ret = i2c_write(CONFIG_SYS_I2C_RTC_ADDR, 0, 0, buf, 8); in rtc_set()
Dm41t60.c63 if (i2c_read(CONFIG_SYS_I2C_RTC_ADDR, 0, 1, data, sizeof(data))) { in rtc_dump()
92 if (i2c_read(CONFIG_SYS_I2C_RTC_ADDR, 0, 1, data, sizeof(data))) { in rtc_validate()
103 if (i2c_write(CONFIG_SYS_I2C_RTC_ADDR, RTC_SEC, 1, data, 1)) { in rtc_validate()
139 if (i2c_write(CONFIG_SYS_I2C_RTC_ADDR, 0, 1, data, sizeof(data))) { in rtc_validate()
190 if (i2c_write(CONFIG_SYS_I2C_RTC_ADDR, 0, 1, data, RTC_REG_CNT)) { in rtc_set()
233 if (i2c_write(CONFIG_SYS_I2C_RTC_ADDR, RTC_CTRL, 1, data + RTC_CTRL, 1)) { in rtc_reset()
Dmax6900.c18 #ifndef CONFIG_SYS_I2C_RTC_ADDR
19 #define CONFIG_SYS_I2C_RTC_ADDR 0x50 macro
26 return (i2c_reg_read (CONFIG_SYS_I2C_RTC_ADDR, reg)); in rtc_read()
31 i2c_reg_write (CONFIG_SYS_I2C_RTC_ADDR, reg, val); in rtc_write()
Dm41t62.c193 i2c_read(CONFIG_SYS_I2C_RTC_ADDR, 0, 1, buf, M41T62_DATETIME_REG_SIZE); in rtc_get()
203 i2c_read(CONFIG_SYS_I2C_RTC_ADDR, 0, 1, buf, M41T62_DATETIME_REG_SIZE); in rtc_set()
206 if (i2c_write(CONFIG_SYS_I2C_RTC_ADDR, 0, 1, buf, in rtc_set()
223 i2c_read(CONFIG_SYS_I2C_RTC_ADDR, M41T62_REG_ALARM_HOUR, 1, &val, 1); in rtc_reset()
225 i2c_write(CONFIG_SYS_I2C_RTC_ADDR, M41T62_REG_ALARM_HOUR, 1, &val, 1); in rtc_reset()
Drx8010sj.c35 #ifndef CONFIG_SYS_I2C_RTC_ADDR
36 # define CONFIG_SYS_I2C_RTC_ADDR 0x32 macro
315 .chip = CONFIG_SYS_I2C_RTC_ADDR, in rtc_get()
324 .chip = CONFIG_SYS_I2C_RTC_ADDR, in rtc_set()
333 .chip = CONFIG_SYS_I2C_RTC_ADDR, in rtc_reset()
342 .chip = CONFIG_SYS_I2C_RTC_ADDR, in rtc_init()
Drx8025.c27 #ifndef CONFIG_SYS_I2C_RTC_ADDR
28 # define CONFIG_SYS_I2C_RTC_ADDR 0x32 macro
283 .chip = CONFIG_SYS_I2C_RTC_ADDR,
292 .chip = CONFIG_SYS_I2C_RTC_ADDR,
301 .chip = CONFIG_SYS_I2C_RTC_ADDR,
Dds1307.c65 #ifndef CONFIG_SYS_I2C_RTC_ADDR
66 # define CONFIG_SYS_I2C_RTC_ADDR 0x68 macro
197 return (i2c_reg_read (CONFIG_SYS_I2C_RTC_ADDR, reg)); in rtc_read()
203 i2c_reg_write (CONFIG_SYS_I2C_RTC_ADDR, reg, val); in rtc_write()
Dpcf8563.c111 return (i2c_reg_read (CONFIG_SYS_I2C_RTC_ADDR, reg)); in rtc_read()
116 i2c_reg_write (CONFIG_SYS_I2C_RTC_ADDR, reg, val); in rtc_write()
Dpt7c4338.c52 return i2c_reg_read(CONFIG_SYS_I2C_RTC_ADDR, reg); in rtc_read()
57 i2c_reg_write(CONFIG_SYS_I2C_RTC_ADDR, reg, val); in rtc_write()
Dx1205.c79 i2c_write(CONFIG_SYS_I2C_RTC_ADDR, reg, 2, &val, 1); in rtc_write()
91 i2c_read(CONFIG_SYS_I2C_RTC_ADDR, X1205_CCR_BASE, 2, buf, 8); in rtc_get()
Dds1337.c183 return (i2c_reg_read (CONFIG_SYS_I2C_RTC_ADDR, reg)); in rtc_read()
189 i2c_reg_write (CONFIG_SYS_I2C_RTC_ADDR, reg, val); in rtc_write()
Dds3231.c166 return (i2c_reg_read (CONFIG_SYS_I2C_RTC_ADDR, reg)); in rtc_read()
172 i2c_reg_write (CONFIG_SYS_I2C_RTC_ADDR, reg, val); in rtc_write()
/external/u-boot/drivers/bootcount/
Dbootcount_i2c.c20 ret = i2c_write(CONFIG_SYS_I2C_RTC_ADDR, CONFIG_SYS_BOOTCOUNT_ADDR, in bootcount_store()
31 ret = i2c_read(CONFIG_SYS_I2C_RTC_ADDR, CONFIG_SYS_BOOTCOUNT_ADDR, in bootcount_load()
/external/u-boot/board/freescale/mpc8349itx/
Dmpc8349itx.c260 #ifdef CONFIG_SYS_I2C_RTC_ADDR in misc_init_r()
314 #ifdef CONFIG_SYS_I2C_RTC_ADDR in misc_init_r()
317 if (i2c_read(CONFIG_SYS_I2C_RTC_ADDR, 0, 1, ds1339_data, sizeof(ds1339_data)) in misc_init_r()
361 (CONFIG_SYS_I2C_RTC_ADDR, 0, 1, ds1339_data, in misc_init_r()
/external/u-boot/include/configs/
Dxpedite520x.h63 CONFIG_SYS_I2C_RTC_ADDR}
188 #define CONFIG_SYS_I2C_RTC_ADDR 0x68 macro
Dtqma6_wru4.h24 #define CONFIG_SYS_I2C_RTC_ADDR 0x68 macro
Dxpedite550x.h79 CONFIG_SYS_I2C_RTC_ADDR}
220 #define CONFIG_SYS_I2C_RTC_ADDR 0x68 macro
Dls2080ardb.h290 #define CONFIG_SYS_I2C_RTC_ADDR 0x51 macro
293 #define CONFIG_SYS_I2C_RTC_ADDR 0x68 macro
Daristainetos-common.h171 #define CONFIG_SYS_I2C_RTC_ADDR 0x68 macro
Dls1012aqds.h57 #define CONFIG_SYS_I2C_RTC_ADDR 0x51 /* Channel 3*/ macro
Dls1046afrwy.h93 #define CONFIG_SYS_I2C_RTC_ADDR 0x51 /* Channel 0 I2C bus 0*/ macro
Dmx53ppd.h47 #define CONFIG_SYS_I2C_RTC_ADDR 0x30 macro
Dethernut5.h99 #define CONFIG_SYS_I2C_RTC_ADDR 0x51 macro

123