/external/u-boot/board/lg/sniper/ |
D | sniper.h | 15 MUX_VAL(CP(SDRC_D0), (IEN | PTD | DIS | M0)) /* sdrc_d0 */\ 16 MUX_VAL(CP(SDRC_D1), (IEN | PTD | DIS | M0)) /* sdrc_d1 */\ 17 MUX_VAL(CP(SDRC_D2), (IEN | PTD | DIS | M0)) /* sdrc_d2 */\ 18 MUX_VAL(CP(SDRC_D3), (IEN | PTD | DIS | M0)) /* sdrc_d3 */\ 19 MUX_VAL(CP(SDRC_D4), (IEN | PTD | DIS | M0)) /* sdrc_d4 */\ 20 MUX_VAL(CP(SDRC_D5), (IEN | PTD | DIS | M0)) /* sdrc_d5 */\ 21 MUX_VAL(CP(SDRC_D6), (IEN | PTD | DIS | M0)) /* sdrc_d6 */\ 22 MUX_VAL(CP(SDRC_D7), (IEN | PTD | DIS | M0)) /* sdrc_d7 */\ 23 MUX_VAL(CP(SDRC_D8), (IEN | PTD | DIS | M0)) /* sdrc_d8 */\ 24 MUX_VAL(CP(SDRC_D9), (IEN | PTD | DIS | M0)) /* sdrc_d9 */\ [all …]
|
/external/u-boot/board/technexion/tao3530/ |
D | tao3530.h | 31 MUX_VAL(CP(SDRC_D0), (IEN | PTD | DIS | M0)) \ 32 MUX_VAL(CP(SDRC_D1), (IEN | PTD | DIS | M0)) \ 33 MUX_VAL(CP(SDRC_D2), (IEN | PTD | DIS | M0)) \ 34 MUX_VAL(CP(SDRC_D3), (IEN | PTD | DIS | M0)) \ 35 MUX_VAL(CP(SDRC_D4), (IEN | PTD | DIS | M0)) \ 36 MUX_VAL(CP(SDRC_D5), (IEN | PTD | DIS | M0)) \ 37 MUX_VAL(CP(SDRC_D6), (IEN | PTD | DIS | M0)) \ 38 MUX_VAL(CP(SDRC_D7), (IEN | PTD | DIS | M0)) \ 39 MUX_VAL(CP(SDRC_D8), (IEN | PTD | DIS | M0)) \ 40 MUX_VAL(CP(SDRC_D9), (IEN | PTD | DIS | M0)) \ [all …]
|
/external/u-boot/board/nokia/rx51/ |
D | rx51.h | 36 MUX_VAL(CP(SDRC_D0), (IEN | PTD | DIS | M0)) /*SDRC_D0*/\ 37 MUX_VAL(CP(SDRC_D1), (IEN | PTD | DIS | M0)) /*SDRC_D1*/\ 38 MUX_VAL(CP(SDRC_D2), (IEN | PTD | DIS | M0)) /*SDRC_D2*/\ 39 MUX_VAL(CP(SDRC_D3), (IEN | PTD | DIS | M0)) /*SDRC_D3*/\ 40 MUX_VAL(CP(SDRC_D4), (IEN | PTD | DIS | M0)) /*SDRC_D4*/\ 41 MUX_VAL(CP(SDRC_D5), (IEN | PTD | DIS | M0)) /*SDRC_D5*/\ 42 MUX_VAL(CP(SDRC_D6), (IEN | PTD | DIS | M0)) /*SDRC_D6*/\ 43 MUX_VAL(CP(SDRC_D7), (IEN | PTD | DIS | M0)) /*SDRC_D7*/\ 44 MUX_VAL(CP(SDRC_D8), (IEN | PTD | DIS | M0)) /*SDRC_D8*/\ 45 MUX_VAL(CP(SDRC_D9), (IEN | PTD | DIS | M0)) /*SDRC_D9*/\ [all …]
|
/external/u-boot/board/ti/evm/ |
D | evm.h | 50 MUX_VAL(CP(SDRC_D0), (IEN | PTD | DIS | M0)) /*SDRC_D0*/\ 51 MUX_VAL(CP(SDRC_D1), (IEN | PTD | DIS | M0)) /*SDRC_D1*/\ 52 MUX_VAL(CP(SDRC_D2), (IEN | PTD | DIS | M0)) /*SDRC_D2*/\ 53 MUX_VAL(CP(SDRC_D3), (IEN | PTD | DIS | M0)) /*SDRC_D3*/\ 54 MUX_VAL(CP(SDRC_D4), (IEN | PTD | DIS | M0)) /*SDRC_D4*/\ 55 MUX_VAL(CP(SDRC_D5), (IEN | PTD | DIS | M0)) /*SDRC_D5*/\ 56 MUX_VAL(CP(SDRC_D6), (IEN | PTD | DIS | M0)) /*SDRC_D6*/\ 57 MUX_VAL(CP(SDRC_D7), (IEN | PTD | DIS | M0)) /*SDRC_D7*/\ 58 MUX_VAL(CP(SDRC_D8), (IEN | PTD | DIS | M0)) /*SDRC_D8*/\ 59 MUX_VAL(CP(SDRC_D9), (IEN | PTD | DIS | M0)) /*SDRC_D9*/\ [all …]
|
/external/u-boot/board/ti/am3517crane/ |
D | am3517crane.h | 33 MUX_VAL(CP(SDRC_D0), (IEN | PTD | DIS | M0))\ 34 MUX_VAL(CP(SDRC_D1), (IEN | PTD | DIS | M0))\ 35 MUX_VAL(CP(SDRC_D2), (IEN | PTD | DIS | M0))\ 36 MUX_VAL(CP(SDRC_D3), (IEN | PTD | DIS | M0))\ 37 MUX_VAL(CP(SDRC_D4), (IEN | PTD | DIS | M0))\ 38 MUX_VAL(CP(SDRC_D5), (IEN | PTD | DIS | M0))\ 39 MUX_VAL(CP(SDRC_D6), (IEN | PTD | DIS | M0))\ 40 MUX_VAL(CP(SDRC_D7), (IEN | PTD | DIS | M0))\ 41 MUX_VAL(CP(SDRC_D8), (IEN | PTD | DIS | M0))\ 42 MUX_VAL(CP(SDRC_D9), (IEN | PTD | DIS | M0))\ [all …]
|
/external/u-boot/board/logicpd/am3517evm/ |
D | am3517evm.h | 34 MUX_VAL(CP(SDRC_D0), (IEN | PTD | DIS | M0)) \ 35 MUX_VAL(CP(SDRC_D1), (IEN | PTD | DIS | M0)) \ 36 MUX_VAL(CP(SDRC_D2), (IEN | PTD | DIS | M0)) \ 37 MUX_VAL(CP(SDRC_D3), (IEN | PTD | DIS | M0)) \ 38 MUX_VAL(CP(SDRC_D4), (IEN | PTD | DIS | M0)) \ 39 MUX_VAL(CP(SDRC_D5), (IEN | PTD | DIS | M0)) \ 40 MUX_VAL(CP(SDRC_D6), (IEN | PTD | DIS | M0)) \ 41 MUX_VAL(CP(SDRC_D7), (IEN | PTD | DIS | M0)) \ 42 MUX_VAL(CP(SDRC_D8), (IEN | PTD | DIS | M0)) \ 43 MUX_VAL(CP(SDRC_D9), (IEN | PTD | DIS | M0)) \ [all …]
|
/external/u-boot/board/corscience/tricorder/ |
D | tricorder.h | 31 MUX_VAL(CP(SDRC_D0), (IEN | PTD | DIS | M0)) /*SDRC_D0*/\ 32 MUX_VAL(CP(SDRC_D1), (IEN | PTD | DIS | M0)) /*SDRC_D1*/\ 33 MUX_VAL(CP(SDRC_D2), (IEN | PTD | DIS | M0)) /*SDRC_D2*/\ 34 MUX_VAL(CP(SDRC_D3), (IEN | PTD | DIS | M0)) /*SDRC_D3*/\ 35 MUX_VAL(CP(SDRC_D4), (IEN | PTD | DIS | M0)) /*SDRC_D4*/\ 36 MUX_VAL(CP(SDRC_D5), (IEN | PTD | DIS | M0)) /*SDRC_D5*/\ 37 MUX_VAL(CP(SDRC_D6), (IEN | PTD | DIS | M0)) /*SDRC_D6*/\ 38 MUX_VAL(CP(SDRC_D7), (IEN | PTD | DIS | M0)) /*SDRC_D7*/\ 39 MUX_VAL(CP(SDRC_D8), (IEN | PTD | DIS | M0)) /*SDRC_D8*/\ 40 MUX_VAL(CP(SDRC_D9), (IEN | PTD | DIS | M0)) /*SDRC_D9*/\ [all …]
|
/external/u-boot/board/timll/devkit8000/ |
D | devkit8000.h | 34 MUX_VAL(CP(SDRC_D0), (IEN | PTD | DIS | M0)) /*SDRC_D0*/\ 35 MUX_VAL(CP(SDRC_D1), (IEN | PTD | DIS | M0)) /*SDRC_D1*/\ 36 MUX_VAL(CP(SDRC_D2), (IEN | PTD | DIS | M0)) /*SDRC_D2*/\ 37 MUX_VAL(CP(SDRC_D3), (IEN | PTD | DIS | M0)) /*SDRC_D3*/\ 38 MUX_VAL(CP(SDRC_D4), (IEN | PTD | DIS | M0)) /*SDRC_D4*/\ 39 MUX_VAL(CP(SDRC_D5), (IEN | PTD | DIS | M0)) /*SDRC_D5*/\ 40 MUX_VAL(CP(SDRC_D6), (IEN | PTD | DIS | M0)) /*SDRC_D6*/\ 41 MUX_VAL(CP(SDRC_D7), (IEN | PTD | DIS | M0)) /*SDRC_D7*/\ 42 MUX_VAL(CP(SDRC_D8), (IEN | PTD | DIS | M0)) /*SDRC_D8*/\ 43 MUX_VAL(CP(SDRC_D9), (IEN | PTD | DIS | M0)) /*SDRC_D9*/\ [all …]
|
/external/u-boot/board/pandora/ |
D | pandora.h | 27 MUX_VAL(CP(SDRC_D0), (IEN | PTD | DIS | M0)) /*SDRC_D0*/\ 28 MUX_VAL(CP(SDRC_D1), (IEN | PTD | DIS | M0)) /*SDRC_D1*/\ 29 MUX_VAL(CP(SDRC_D2), (IEN | PTD | DIS | M0)) /*SDRC_D2*/\ 30 MUX_VAL(CP(SDRC_D3), (IEN | PTD | DIS | M0)) /*SDRC_D3*/\ 31 MUX_VAL(CP(SDRC_D4), (IEN | PTD | DIS | M0)) /*SDRC_D4*/\ 32 MUX_VAL(CP(SDRC_D5), (IEN | PTD | DIS | M0)) /*SDRC_D5*/\ 33 MUX_VAL(CP(SDRC_D6), (IEN | PTD | DIS | M0)) /*SDRC_D6*/\ 34 MUX_VAL(CP(SDRC_D7), (IEN | PTD | DIS | M0)) /*SDRC_D7*/\ 35 MUX_VAL(CP(SDRC_D8), (IEN | PTD | DIS | M0)) /*SDRC_D8*/\ 36 MUX_VAL(CP(SDRC_D9), (IEN | PTD | DIS | M0)) /*SDRC_D9*/\ [all …]
|
/external/u-boot/board/ti/beagle/ |
D | beagle.h | 40 MUX_VAL(CP(SDRC_D0), (IEN | PTD | DIS | M0)) /*SDRC_D0*/\ 41 MUX_VAL(CP(SDRC_D1), (IEN | PTD | DIS | M0)) /*SDRC_D1*/\ 42 MUX_VAL(CP(SDRC_D2), (IEN | PTD | DIS | M0)) /*SDRC_D2*/\ 43 MUX_VAL(CP(SDRC_D3), (IEN | PTD | DIS | M0)) /*SDRC_D3*/\ 44 MUX_VAL(CP(SDRC_D4), (IEN | PTD | DIS | M0)) /*SDRC_D4*/\ 45 MUX_VAL(CP(SDRC_D5), (IEN | PTD | DIS | M0)) /*SDRC_D5*/\ 46 MUX_VAL(CP(SDRC_D6), (IEN | PTD | DIS | M0)) /*SDRC_D6*/\ 47 MUX_VAL(CP(SDRC_D7), (IEN | PTD | DIS | M0)) /*SDRC_D7*/\ 48 MUX_VAL(CP(SDRC_D8), (IEN | PTD | DIS | M0)) /*SDRC_D8*/\ 49 MUX_VAL(CP(SDRC_D9), (IEN | PTD | DIS | M0)) /*SDRC_D9*/\ [all …]
|
/external/u-boot/board/overo/ |
D | common.c | 70 MUX_VAL(CP(SDRC_D0), (IEN | PTD | DIS | M0)) /*SDRC_D0*/\ 71 MUX_VAL(CP(SDRC_D1), (IEN | PTD | DIS | M0)) /*SDRC_D1*/\ 72 MUX_VAL(CP(SDRC_D2), (IEN | PTD | DIS | M0)) /*SDRC_D2*/\ 73 MUX_VAL(CP(SDRC_D3), (IEN | PTD | DIS | M0)) /*SDRC_D3*/\ 74 MUX_VAL(CP(SDRC_D4), (IEN | PTD | DIS | M0)) /*SDRC_D4*/\ 75 MUX_VAL(CP(SDRC_D5), (IEN | PTD | DIS | M0)) /*SDRC_D5*/\ 76 MUX_VAL(CP(SDRC_D6), (IEN | PTD | DIS | M0)) /*SDRC_D6*/\ 77 MUX_VAL(CP(SDRC_D7), (IEN | PTD | DIS | M0)) /*SDRC_D7*/\ 78 MUX_VAL(CP(SDRC_D8), (IEN | PTD | DIS | M0)) /*SDRC_D8*/\ 79 MUX_VAL(CP(SDRC_D9), (IEN | PTD | DIS | M0)) /*SDRC_D9*/\ [all …]
|
D | overo.h | 40 MUX_VAL(CP(GPMC_NCS1), (IDIS | PTU | EN | M0)) /*GPMC_nCS1*/\ 41 MUX_VAL(CP(GPMC_NCS4), (IDIS | PTU | EN | M0)) /*GPMC_nCS4*/\ 42 MUX_VAL(CP(GPMC_NCS5), (IDIS | PTU | EN | M0)) /*GPMC_nCS5*/\ 43 MUX_VAL(CP(GPMC_NCS6), (IEN | PTD | DIS | M0)) /*GPMC_nCS6*/\ 44 MUX_VAL(CP(GPMC_WAIT1), (IEN | PTU | EN | M4)) /*GPIO_63*/\ 46 MUX_VAL(CP(GPMC_WAIT2), (IEN | PTU | EN | M4)) /*GPIO_64*/\ 48 MUX_VAL(CP(GPMC_WAIT3), (IEN | PTU | DIS | M4)) /*GPIO_65*/\ 50 MUX_VAL(CP(DSS_PCLK), (IDIS | PTD | DIS | M0)) /*DSS_PCLK*/\ 51 MUX_VAL(CP(DSS_HSYNC), (IDIS | PTD | DIS | M0)) /*DSS_HSYNC*/\ 52 MUX_VAL(CP(DSS_VSYNC), (IDIS | PTD | DIS | M0)) /*DSS_VSYNC*/\ [all …]
|
/external/u-boot/board/logicpd/omap3som/ |
D | omap3logic.h | 48 MUX_VAL(CP(SDRC_D0), (IEN | PTD | DIS | M0)); /*SDRC_D0*/ in set_muxconf_regs() 49 MUX_VAL(CP(SDRC_D1), (IEN | PTD | DIS | M0)); /*SDRC_D1*/ in set_muxconf_regs() 50 MUX_VAL(CP(SDRC_D2), (IEN | PTD | DIS | M0)); /*SDRC_D2*/ in set_muxconf_regs() 51 MUX_VAL(CP(SDRC_D3), (IEN | PTD | DIS | M0)); /*SDRC_D3*/ in set_muxconf_regs() 52 MUX_VAL(CP(SDRC_D4), (IEN | PTD | DIS | M0)); /*SDRC_D4*/ in set_muxconf_regs() 53 MUX_VAL(CP(SDRC_D5), (IEN | PTD | DIS | M0)); /*SDRC_D5*/ in set_muxconf_regs() 54 MUX_VAL(CP(SDRC_D6), (IEN | PTD | DIS | M0)); /*SDRC_D6*/ in set_muxconf_regs() 55 MUX_VAL(CP(SDRC_D7), (IEN | PTD | DIS | M0)); /*SDRC_D7*/ in set_muxconf_regs() 56 MUX_VAL(CP(SDRC_D8), (IEN | PTD | DIS | M0)); /*SDRC_D8*/ in set_muxconf_regs() 57 MUX_VAL(CP(SDRC_D9), (IEN | PTD | DIS | M0)); /*SDRC_D9*/ in set_muxconf_regs() [all …]
|
/external/u-boot/board/compulab/cm_t35/ |
D | cm_t35.c | 128 MUX_VAL(CP(SDRC_D0), (IEN | PTD | DIS | M0)); /*SDRC_D0*/ in cm_t3x_set_common_muxconf() 129 MUX_VAL(CP(SDRC_D1), (IEN | PTD | DIS | M0)); /*SDRC_D1*/ in cm_t3x_set_common_muxconf() 130 MUX_VAL(CP(SDRC_D2), (IEN | PTD | DIS | M0)); /*SDRC_D2*/ in cm_t3x_set_common_muxconf() 131 MUX_VAL(CP(SDRC_D3), (IEN | PTD | DIS | M0)); /*SDRC_D3*/ in cm_t3x_set_common_muxconf() 132 MUX_VAL(CP(SDRC_D4), (IEN | PTD | DIS | M0)); /*SDRC_D4*/ in cm_t3x_set_common_muxconf() 133 MUX_VAL(CP(SDRC_D5), (IEN | PTD | DIS | M0)); /*SDRC_D5*/ in cm_t3x_set_common_muxconf() 134 MUX_VAL(CP(SDRC_D6), (IEN | PTD | DIS | M0)); /*SDRC_D6*/ in cm_t3x_set_common_muxconf() 135 MUX_VAL(CP(SDRC_D7), (IEN | PTD | DIS | M0)); /*SDRC_D7*/ in cm_t3x_set_common_muxconf() 136 MUX_VAL(CP(SDRC_D8), (IEN | PTD | DIS | M0)); /*SDRC_D8*/ in cm_t3x_set_common_muxconf() 137 MUX_VAL(CP(SDRC_D9), (IEN | PTD | DIS | M0)); /*SDRC_D9*/ in cm_t3x_set_common_muxconf() [all …]
|
/external/u-boot/board/isee/igep00x0/ |
D | igep00x0.h | 20 MUX_VAL(CP(SDRC_D0), (IEN | PTD | DIS | M0)) /* SDRC_D0 */\ 21 MUX_VAL(CP(SDRC_D1), (IEN | PTD | DIS | M0)) /* SDRC_D1 */\ 22 MUX_VAL(CP(SDRC_D2), (IEN | PTD | DIS | M0)) /* SDRC_D2 */\ 23 MUX_VAL(CP(SDRC_D3), (IEN | PTD | DIS | M0)) /* SDRC_D3 */\ 24 MUX_VAL(CP(SDRC_D4), (IEN | PTD | DIS | M0)) /* SDRC_D4 */\ 25 MUX_VAL(CP(SDRC_D5), (IEN | PTD | DIS | M0)) /* SDRC_D5 */\ 26 MUX_VAL(CP(SDRC_D6), (IEN | PTD | DIS | M0)) /* SDRC_D6 */\ 27 MUX_VAL(CP(SDRC_D7), (IEN | PTD | DIS | M0)) /* SDRC_D7 */\ 28 MUX_VAL(CP(SDRC_D8), (IEN | PTD | DIS | M0)) /* SDRC_D8 */\ 29 MUX_VAL(CP(SDRC_D9), (IEN | PTD | DIS | M0)) /* SDRC_D9 */\ [all …]
|
/external/u-boot/board/logicpd/zoom1/ |
D | zoom1.h | 38 MUX_VAL(CP(SDRC_D0), (IEN | PTD | DIS | M0)) /*SDRC_D0*/\ 39 MUX_VAL(CP(SDRC_D1), (IEN | PTD | DIS | M0)) /*SDRC_D1*/\ 40 MUX_VAL(CP(SDRC_D2), (IEN | PTD | DIS | M0)) /*SDRC_D2*/\ 41 MUX_VAL(CP(SDRC_D3), (IEN | PTD | DIS | M0)) /*SDRC_D3*/\ 42 MUX_VAL(CP(SDRC_D4), (IEN | PTD | DIS | M0)) /*SDRC_D4*/\ 43 MUX_VAL(CP(SDRC_D5), (IEN | PTD | DIS | M0)) /*SDRC_D5*/\ 44 MUX_VAL(CP(SDRC_D6), (IEN | PTD | DIS | M0)) /*SDRC_D6*/\ 45 MUX_VAL(CP(SDRC_D7), (IEN | PTD | DIS | M0)) /*SDRC_D7*/\ 46 MUX_VAL(CP(SDRC_D8), (IEN | PTD | DIS | M0)) /*SDRC_D8*/\ 47 MUX_VAL(CP(SDRC_D9), (IEN | PTD | DIS | M0)) /*SDRC_D9*/\ [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/tools/yaml2obj/ |
D | yaml2coff.cpp | 157 static bool layoutOptionalHeader(COFFParser &CP) { in layoutOptionalHeader() argument 158 if (!CP.isPE()) in layoutOptionalHeader() 160 unsigned PEHeaderSize = CP.is64Bit() ? sizeof(object::pe32plus_header) in layoutOptionalHeader() 162 CP.Obj.Header.SizeOfOptionalHeader = in layoutOptionalHeader() 200 static bool layoutCOFF(COFFParser &CP) { in layoutCOFF() argument 203 CP.SectionTableStart = in layoutCOFF() 204 CP.getHeaderSize() + CP.Obj.Header.SizeOfOptionalHeader; in layoutCOFF() 205 if (CP.isPE()) in layoutCOFF() 206 CP.SectionTableStart += DOSStubSize + sizeof(COFF::PEMagic); in layoutCOFF() 207 CP.SectionTableSize = COFF::SectionSize * CP.Obj.Sections.size(); in layoutCOFF() [all …]
|
/external/llvm/tools/yaml2obj/ |
D | yaml2coff.cpp | 153 static bool layoutOptionalHeader(COFFParser &CP) { in layoutOptionalHeader() argument 154 if (!CP.isPE()) in layoutOptionalHeader() 156 unsigned PEHeaderSize = CP.is64Bit() ? sizeof(object::pe32plus_header) in layoutOptionalHeader() 158 CP.Obj.Header.SizeOfOptionalHeader = in layoutOptionalHeader() 170 static bool layoutCOFF(COFFParser &CP) { in layoutCOFF() argument 173 CP.SectionTableStart = in layoutCOFF() 174 CP.getHeaderSize() + CP.Obj.Header.SizeOfOptionalHeader; in layoutCOFF() 175 if (CP.isPE()) in layoutCOFF() 176 CP.SectionTableStart += DOSStubSize + sizeof(COFF::PEMagic); in layoutCOFF() 177 CP.SectionTableSize = COFF::SectionSize * CP.Obj.Sections.size(); in layoutCOFF() [all …]
|
/external/u-boot/doc/mvebu/ |
D | armada-8k-memory.txt | 6 This assumes that the SoC includes Dual CP configuration, in case the flavor is using 7 a single CP configuration, then all secondary-CP mappings are invalid. 19 0xF2000000 0xF3FFFFFF CP-0 Internal (configuration) registers 22 0xF4000000 0xF5FFFFFF CP-1 Internal (configuration) registers 25 0xF6000000 0xF6FFFFFF CP-0 / PCIe#0 Memory space. 27 0xF7000000 0xF7FFFFFF CP-0 / PCIe#1 Memory space. 29 0xF8000000 0xF8FFFFFF CP-0 / PCIe#2 Memory space. 31 0xF9000000 0xF900FFFF CP-0 / PCIe#0 IO space. 33 0xF9010000 0xF901FFFF CP-0 / PCIe#1 IO space. 35 0xF9020000 0xF902FFFF CP-0 / PCIe#2 IO space. [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/PowerPC/ |
D | remove-redundant-moves.ll | 11 ; CHECK-BE: xxlor [[CP:[0-9]+]], 34, 34 12 ; CHECK-BE: xscvsxddp 1, [[CP]] 21 ; CHECK: xxlor [[CP:[0-9]+]], 34, 34 22 ; CHECK: xscvsxddp 1, [[CP]] 37 ; CHECK-BE: xxlor [[CP:[0-9]+]], 34, 34 38 ; CHECK-BE: xscvsxdsp 1, [[CP]] 47 ; CHECK: xxlor [[CP:[0-9]+]], 34, 34 48 ; CHECK: xscvsxdsp 1, [[CP]] 63 ; CHECK-BE: xxlor [[CP:[0-9]+]], 34, 34 64 ; CHECK-BE: xscvuxddp 1, [[CP]] [all …]
|
/external/ltp/testcases/kernel/syscalls/setns/ |
D | setns02.c | 49 #define CP "(child) " macro 70 tst_resm(TFAIL|TERRNO, CP"uname"); in do_child_newuts() 71 tst_resm(TINFO, CP"hostname (inherited from parent): %s", in do_child_newuts() 75 tst_resm(TFAIL|TERRNO, CP"sethostname"); in do_child_newuts() 77 tst_resm(TFAIL|TERRNO, CP"uname"); in do_child_newuts() 79 tst_resm(TINFO, CP"hostname changed to: %s", uts.nodename); in do_child_newuts() 81 tst_resm(TFAIL, CP"expected hostname to be different"); in do_child_newuts() 84 tst_resm(TPASS, CP"hostname is different in parent/child"); in do_child_newuts() 87 tst_resm(TINFO, CP"attempting to switch ns back to parent ns"); in do_child_newuts() 89 tst_resm(TFAIL|TERRNO, CP"setns"); in do_child_newuts() [all …]
|
/external/wpa_supplicant_8/src/pae/ |
D | ieee802_1x_cp.c | 108 SM_STATE(CP, INIT) in SM_STATE() argument 110 SM_ENTRY(CP, INIT); in SM_STATE() 132 SM_STATE(CP, CHANGE) in SM_STATE() argument 134 SM_ENTRY(CP, CHANGE); in SM_STATE() 165 SM_STATE(CP, ALLOWED) in SM_STATE() argument 167 SM_ENTRY(CP, ALLOWED); in SM_STATE() 184 SM_STATE(CP, AUTHENTICATED) in SM_STATE() argument 186 SM_ENTRY(CP, AUTHENTICATED); in SM_STATE() 203 SM_STATE(CP, SECURED) in SM_STATE() argument 205 SM_ENTRY(CP, SECURED); in SM_STATE() [all …]
|
/external/llvm/lib/CodeGen/ |
D | RegisterCoalescer.cpp | 153 bool joinIntervals(CoalescerPair &CP); 156 bool joinVirtRegs(CoalescerPair &CP); 159 bool joinReservedPhysReg(CoalescerPair &CP); 167 LaneBitmask LaneMask, CoalescerPair &CP); 172 LaneBitmask LaneMask, const CoalescerPair &CP); 178 bool adjustCopiesBackFrom(const CoalescerPair &CP, MachineInstr *CopyMI); 190 bool removeCopyByCommutingDef(const CoalescerPair &CP,MachineInstr *CopyMI); 194 bool reMaterializeTrivialDef(const CoalescerPair &CP, MachineInstr *CopyMI, 198 bool canJoinPhys(const CoalescerPair &CP); 471 bool RegisterCoalescer::adjustCopiesBackFrom(const CoalescerPair &CP, in adjustCopiesBackFrom() argument [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/ |
D | RegisterCoalescer.cpp | 170 bool joinIntervals(CoalescerPair &CP); 173 bool joinVirtRegs(CoalescerPair &CP); 176 bool joinReservedPhysReg(CoalescerPair &CP); 184 LaneBitmask LaneMask, CoalescerPair &CP); 189 LaneBitmask LaneMask, const CoalescerPair &CP); 195 bool adjustCopiesBackFrom(const CoalescerPair &CP, MachineInstr *CopyMI); 207 bool removeCopyByCommutingDef(const CoalescerPair &CP,MachineInstr *CopyMI); 210 bool removePartialRedundancy(const CoalescerPair &CP, MachineInstr &CopyMI); 214 bool reMaterializeTrivialDef(const CoalescerPair &CP, MachineInstr *CopyMI, 218 bool canJoinPhys(const CoalescerPair &CP); [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/MC/ |
D | ConstantPools.cpp | 68 ConstantPoolMapTy::iterator CP = ConstantPools.find(Section); in getConstantPool() local 69 if (CP == ConstantPools.end()) in getConstantPool() 72 return &CP->second; in getConstantPool() 81 ConstantPool &CP) { in emitConstantPool() argument 82 if (!CP.empty()) { in emitConstantPool() 84 CP.emitEntries(Streamer); in emitConstantPool() 92 ConstantPool &CP = CPI.second; in emitAll() local 94 emitConstantPool(Streamer, Section, CP); in emitAll() 100 if (ConstantPool *CP = getConstantPool(Section)) { in emitForCurrentSection() local 101 emitConstantPool(Streamer, Section, *CP); in emitForCurrentSection() [all …]
|