Searched refs:CPLL (Results 1 – 6 of 6) sorted by relevance
| /external/u-boot/arch/arm/mach-exynos/include/mach/ |
| D | clk.h | 18 #define CPLL 8 macro
|
| /external/u-boot/drivers/clk/rockchip/ |
| D | clk_rk3368.c | 142 rkclk_set_pll(cru, CPLL, &cpll_init_cfg); in rkclk_init()
148 cpll = rkclk_pll_get_rate(cru, CPLL); in rkclk_init()
185 pll_rate = rkclk_pll_get_rate(cru, CPLL); in rk3368_mmc_get_clk()
460 rate = rkclk_pll_get_rate(priv->cru, CPLL); in rk3368_clk_get_rate()
|
| D | clk_px30.c | 751 parent = rkclk_pll_get_rate(&cru->pll[CPLL], &cru->mode, CPLL); in px30_vop_get_clk()
790 rkclk_set_pll(&cru->pll[CPLL], &cru->mode, in px30_vop_set_clk()
791 CPLL, hz * src_clk_div); in px30_vop_set_clk()
1059 pll_rate = px30_clk_get_pll_rate(priv, CPLL); in px30_mac_set_clk()
1174 rate = px30_clk_get_pll_rate(priv, CPLL); in px30_clk_get_rate()
|
| /external/u-boot/arch/arm/include/asm/arch-rockchip/ |
| D | cru_rk3368.h | 17 CPLL, enumerator
|
| D | cru_px30.h | 28 CPLL, enumerator
|
| /external/u-boot/arch/arm/mach-exynos/ |
| D | clock.c | 1049 const int reg_map[] = {0, CPLL, DPLL, MPLL, SPLL, IPLL, EPLL, in exynos5800_get_lcd_clk()
|