Home
last modified time | relevance | path

Searched refs:CR_C (Results 1 – 8 of 8) sorted by relevance

/external/u-boot/arch/arm/lib/
Dcache-cp15.c216 if ((cache_bit == CR_C) && !mmu_enabled()) in cache_enable()
219 if ((cache_bit == CR_C) && !mpu_enabled()) { in cache_enable()
235 if (cache_bit == CR_C) { in cache_disable()
237 if ((reg & CR_C) != CR_C) in cache_disable()
247 if (cache_bit == (CR_C | CR_M)) in cache_disable()
249 if (cache_bit == CR_C) in cache_disable()
306 cache_enable(CR_C); in dcache_enable()
311 cache_disable(CR_C); in dcache_disable()
316 return (get_cr() & CR_C) != 0; in dcache_status()
/external/u-boot/arch/arm/mach-uniphier/arm32/
Dlowlevel_init.S24 orr r0, r0, #(CR_C | CR_M) @ enable MMU and Dcache
43 bic r0, r0, #(CR_C | CR_M) @ disable MMU and Dcache
75 orr r0, r0, #(CR_C | CR_M) @ MMU and Dcache enable
Dpsci_smp.S16 bic r1, r1, #(CR_C | CR_M) @ Disable MMU and Dcache
/external/u-boot/arch/arm/cpu/armv8/
Dcache_v8.c482 set_sctlr(get_sctlr() | CR_C); in dcache_enable()
492 if (!(sctlr & CR_C)) in dcache_disable()
495 set_sctlr(sctlr & ~(CR_C|CR_M)); in dcache_disable()
503 return (get_sctlr() & CR_C) != 0; in dcache_status()
Dcache.S231 movn x1, #(CR_M | CR_C | CR_I)
/external/u-boot/arch/arm/include/asm/
Dsystem.h15 #define CR_C (1 << 2) /* Dcache enable */ macro
292 #define CR_C (1 << 2) /* Dcache enable */ macro
/external/u-boot/arch/arm/cpu/armv7/ls102xa/
Dcpu.c218 set_cr(get_cr() | CR_C); in enable_caches()
/external/u-boot/arch/arm/cpu/armv8/fsl-layerscape/
Dcpu.c624 set_sctlr(get_sctlr() | CR_C); in arch_cpu_init()