Searched refs:DRAM_SEL_CFG (Results 1 – 5 of 5) sorted by relevance
/external/u-boot/arch/arm/mach-imx/imx8m/ |
D | clock_imx8mm.c | 165 clock_set_target_val(DRAM_SEL_CFG, CLK_ROOT_ON | in dram_enable_bypass() 171 clock_set_target_val(DRAM_SEL_CFG, CLK_ROOT_ON | in dram_disable_bypass()
|
D | clock_imx8mq.c | 566 clock_set_target_val(DRAM_SEL_CFG, CLK_ROOT_ON | in dram_enable_bypass() 572 clock_set_target_val(DRAM_SEL_CFG, CLK_ROOT_ON | in dram_disable_bypass()
|
D | clock_slice.c | 471 {DRAM_SEL_CFG, DRAM_SEL_CLOCK_SLICE, 0, 537 {DRAM_SEL_CFG, DRAM_SEL_CLOCK_SLICE, 0,
|
/external/u-boot/arch/arm/include/asm/arch-imx8m/ |
D | clock_imx8mm.h | 73 DRAM_SEL_CFG = 48, enumerator 154 DRAM_SEL_CFG = 48, enumerator
|
D | clock_imx8mq.h | 46 DRAM_SEL_CFG = 48, enumerator
|