/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Hexagon/ |
D | HexagonSplitConst32AndConst64.cpp | 90 unsigned DestLo = TRI->getSubReg(DestReg, Hexagon::isub_lo); in runOnMachineFunction() local 96 BuildMI(B, MI, DL, TII->get(Hexagon::A2_tfrsi), DestLo) in runOnMachineFunction()
|
/external/swiftshader/third_party/subzero/src/ |
D | IcePhiLoweringImpl.h | 41 auto *DestLo = llvm::cast<Variable>(Target->loOperand(Dest)); in prelowerPhis32Bit() local 43 auto *PhiLo = InstPhi::create(Func, Phi->getSrcSize(), DestLo); in prelowerPhis32Bit()
|
D | IceTargetLoweringARM32.cpp | 2595 auto *DestLo = llvm::cast<Variable>(loOperand(Dest)); in lowerInt64Arithmetic() local 2597 Variable *T_Lo = makeReg(DestLo->getType()); in lowerInt64Arithmetic() 2610 _mov(DestLo, T_Lo); in lowerInt64Arithmetic() 2621 _mov(DestLo, T_Lo); in lowerInt64Arithmetic() 2632 _mov(DestLo, T_Lo); in lowerInt64Arithmetic() 2643 _mov(DestLo, T_Lo); in lowerInt64Arithmetic() 2655 _mov(DestLo, T_Lo); in lowerInt64Arithmetic() 2660 _mov(DestLo, T_Lo); in lowerInt64Arithmetic() 2697 _mov(DestLo, T_Lo); in lowerInt64Arithmetic() 2707 _mov(DestLo, Src0RLo); in lowerInt64Arithmetic() [all …]
|
D | IceTargetLoweringX86BaseImpl.h | 1766 Operand *Src1Lo, Variable *DestLo, 1789 _mov(DestLo, Zero); 1799 _mov(DestLo, T_2); 1814 _mov(DestLo, T_2); 1830 _mov(DestLo, Zero); 1838 _mov(DestLo, T_2); 1849 _mov(DestLo, T_2); 1890 _mov(DestLo, T_2); 1971 _mov(DestLo, T_2); 2023 auto *DestLo = llvm::cast<Variable>(loOperand(Dest)); [all …]
|
D | IceTargetLoweringMIPS32.cpp | 2053 Variable *DestLo = Target->makeReg( in legalizeMov() local 2066 Target->_mov(DestLo, Reg); in legalizeMov() 2469 auto *DestLo = llvm::cast<Variable>(loOperand(Dest)); in lowerInt64Arithmetic() local 2488 _mov(DestLo, T_Lo); in lowerInt64Arithmetic() 2502 _mov(DestLo, T_Lo); in lowerInt64Arithmetic() 2515 _mov(DestLo, T_Lo); in lowerInt64Arithmetic() 2529 _mov(DestLo, T_Lo); in lowerInt64Arithmetic() 2541 _mov(DestLo, T_Lo); in lowerInt64Arithmetic() 2560 _mov(DestLo, T1); in lowerInt64Arithmetic() 2601 _mov(DestLo, T_Lo); in lowerInt64Arithmetic() [all …]
|
D | IceTargetLoweringARM32.h | 835 void _umull(Variable *DestLo, Variable *DestHi, Variable *Src0, 843 Context.insert<InstARM32Umull>(DestLo, DestHi, Src0, Src1, Pred); 844 Context.insert<InstFakeDef>(DestHi, DestLo)->setDestRedefined();
|
D | IceInstARM32.h | 1438 static InstARM32Umull *create(Cfg *Func, Variable *DestLo, Variable *DestHi, in create() argument 1442 InstARM32Umull(Func, DestLo, DestHi, Src0, Src1, Predicate); in create() 1450 InstARM32Umull(Cfg *Func, Variable *DestLo, Variable *DestHi, Variable *Src0,
|
D | IceInstARM32.cpp | 1522 InstARM32Umull::InstARM32Umull(Cfg *Func, Variable *DestLo, Variable *DestHi, in InstARM32Umull() argument 1525 : InstARM32Pred(Func, InstARM32::Umull, 2, DestLo, Predicate), in InstARM32Umull() 1909 Variable *DestLo = getDest(); in emitMultiDestSingleSource() local 1914 assert(DestLo->hasReg()); in emitMultiDestSingleSource() 1919 DestLo->emit(Func); in emitMultiDestSingleSource()
|
D | IceTargetLoweringX86Base.h | 1142 Operand *Src1Lo, Variable *DestLo, Variable *DestHi);
|
/external/llvm/lib/Target/Hexagon/ |
D | HexagonSplitConst32AndConst64.cpp | 140 unsigned DestLo = TRI->getSubReg(DestReg, Hexagon::subreg_loreg); in runOnMachineFunction() local 147 DestLo) in runOnMachineFunction()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AVR/ |
D | AVRInstrInfo.cpp | 56 unsigned DestLo, DestHi, SrcLo, SrcHi; in copyPhysReg() local 58 TRI.splitReg(DestReg, DestLo, DestHi); in copyPhysReg() 62 BuildMI(MBB, MI, DL, get(AVR::MOVRdRr), DestLo) in copyPhysReg()
|
/external/llvm/lib/Target/AArch64/ |
D | AArch64ExpandPseudoInsts.cpp | 678 MachineOperand &DestLo = MI.getOperand(0); in expandCMP_SWAP_128() local 707 LoadCmpBB->addLiveIn(DestLo.getReg()); in expandCMP_SWAP_128() 714 .addReg(DestLo.getReg(), RegState::Define) in expandCMP_SWAP_128() 718 .addReg(DestLo.getReg(), getKillRegState(DestLo.isDead())) in expandCMP_SWAP_128()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/ |
D | AArch64ExpandPseudoInsts.cpp | 674 MachineOperand &DestLo = MI.getOperand(0); in expandCMP_SWAP_128() local 702 .addReg(DestLo.getReg(), RegState::Define) in expandCMP_SWAP_128() 706 .addReg(DestLo.getReg(), getKillRegState(DestLo.isDead())) in expandCMP_SWAP_128()
|
/external/llvm/lib/Target/ARM/ |
D | ARMExpandPseudoInsts.cpp | 894 unsigned DestLo = TRI->getSubReg(Dest.getReg(), ARM::gsub_0); in ExpandCMP_SWAP_64() local 932 .addReg(DestLo, getKillRegState(Dest.isDead())) in ExpandCMP_SWAP_64()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/ |
D | ARMExpandPseudoInsts.cpp | 1056 unsigned DestLo = TRI->getSubReg(Dest.getReg(), ARM::gsub_0); in ExpandCMP_SWAP_64() local 1083 .addReg(DestLo, getKillRegState(Dest.isDead())) in ExpandCMP_SWAP_64()
|