| /external/vixl/src/ |
| D | utils-vixl.cc | 268 float FPToFloat(Float16 value, UseDefaultNaN DN, bool* exception) { in FPToFloat() function
335 float FPToFloat(double value, in FPToFloat() function
401 return FPToFloat(value, DN, exception); in FPToDouble()
|
| D | utils-vixl.h | 1267 float FPToFloat(Float16 value, UseDefaultNaN DN, bool* exception = NULL);
1268 float FPToFloat(double value,
|
| /external/vixl/test/aarch64/ |
| D | test-utils-aarch64.cc | 118 FPToFloat(expected, kIgnoreDefaultNaN), in EqualFP16()
120 FPToFloat(result, kIgnoreDefaultNaN), in EqualFP16()
228 FPToFloat(expected, kIgnoreDefaultNaN), in EqualFP16()
|
| /external/vixl/src/aarch64/ |
| D | logic-aarch64.cc | 4476 float op1 = FPToFloat(src1.Float<SimFloat16>(i), kIgnoreDefaultNaN); in fmlal()
4477 float op2 = FPToFloat(src2.Float<SimFloat16>(i), kIgnoreDefaultNaN); in fmlal()
4494 float op1 = FPToFloat(src1.Float<SimFloat16>(src), kIgnoreDefaultNaN); in fmlal2()
4495 float op2 = FPToFloat(src2.Float<SimFloat16>(src), kIgnoreDefaultNaN); in fmlal2()
4511 float op1 = -FPToFloat(src1.Float<SimFloat16>(i), kIgnoreDefaultNaN); in fmlsl()
4512 float op2 = FPToFloat(src2.Float<SimFloat16>(i), kIgnoreDefaultNaN); in fmlsl()
4529 float op1 = -FPToFloat(src1.Float<SimFloat16>(src), kIgnoreDefaultNaN); in fmlsl2()
4530 float op2 = FPToFloat(src2.Float<SimFloat16>(src), kIgnoreDefaultNaN); in fmlsl2()
4546 float op2 = FPToFloat(src2.Float<SimFloat16>(index), kIgnoreDefaultNaN); in fmlal()
4548 float op1 = FPToFloat(src1.Float<SimFloat16>(i), kIgnoreDefaultNaN); in fmlal()
[all …]
|
| D | disasm-aarch64.cc | 5407 ? FPToFloat(instr->GetImmFP16(), kIgnoreDefaultNaN) in SubstituteImmediateField()
5553 FPToFloat(instr->GetImmNEONFP16(), in SubstituteImmediateField()
|
| D | macro-assembler-aarch64.cc | 1571 Fmov(vd, FPToFloat(imm, kIgnoreDefaultNaN)); in Fmov()
|
| D | simulator-aarch64.cc | 3549 WriteSRegister(fd, FPToFloat(ReadDRegister(fn), FPTieEven, ReadDN())); in VisitFPDataProcessing1Source()
3557 WriteSRegister(fd, FPToFloat(ReadHRegister(fn), ReadDN())); in VisitFPDataProcessing1Source()
|
| /external/v8/src/execution/arm64/ |
| D | simulator-logic-arm64.cc | 133 float Simulator::FPToFloat(float16 value) { in FPToFloat() function in v8::internal::Simulator
292 float Simulator::FPToFloat(double value, FPRounding round_mode) { in FPToFloat() function in v8::internal::Simulator
3820 dst.SetFloat(i, FPToFloat(src.Float<float16>(i))); in fcvtl()
3836 dst.SetFloat(i, FPToFloat(src.Float<float16>(i + lane_count))); in fcvtl2()
3856 dst.SetFloat(i, FPToFloat(src.Float<double>(i), FPTieEven)); in fcvtn()
3872 dst.SetFloat(i + lane_count, FPToFloat(src.Float<double>(i), FPTieEven)); in fcvtn2()
3883 dst.SetFloat(i, FPToFloat(src.Float<double>(i), FPRoundOdd)); in fcvtxn()
3893 dst.SetFloat(i + lane_count, FPToFloat(src.Float<double>(i), FPRoundOdd)); in fcvtxn2()
|
| D | simulator-arm64.h | 2166 float FPToFloat(double value, FPRounding round_mode);
2167 float FPToFloat(float16 value);
|
| D | simulator-arm64.cc | 2957 set_sreg(fd, FPToFloat(dreg(fn), FPTieEven)); in VisitFPDataProcessing1Source()
2963 set_sreg(fd, FPToFloat(hreg(fn))); in VisitFPDataProcessing1Source()
2966 set_dreg(fd, FPToDouble(FPToFloat(hreg(fn)))); in VisitFPDataProcessing1Source()
|