Home
last modified time | relevance | path

Searched refs:HHI_VAPBCLK_CNTL (Results 1 – 5 of 5) sorted by relevance

/external/u-boot/drivers/clk/meson/
Dgxbb.c190 MESON_GATE(CLKID_VAPB_0, HHI_VAPBCLK_CNTL, 8),
191 MESON_GATE(CLKID_VAPB_1, HHI_VAPBCLK_CNTL, 24),
192 MESON_GATE(CLKID_VAPB, HHI_VAPBCLK_CNTL, 30),
257 HHI_VAPBCLK_CNTL, 0, 7,
263 HHI_VAPBCLK_CNTL, 16, 7,
421 HHI_VAPBCLK_CNTL, 31, 1,
430 HHI_VAPBCLK_CNTL, 9, 2,
434 HHI_VAPBCLK_CNTL, 25, 2,
Dg12a.c133 MESON_GATE(CLKID_VAPB_0, HHI_VAPBCLK_CNTL, 8),
134 MESON_GATE(CLKID_VAPB_1, HHI_VAPBCLK_CNTL, 24),
135 MESON_GATE(CLKID_VAPB, HHI_VAPBCLK_CNTL, 30),
213 HHI_VAPBCLK_CNTL, 0, 7,
219 HHI_VAPBCLK_CNTL, 16, 7,
396 HHI_VAPBCLK_CNTL, 31, 1,
405 HHI_VAPBCLK_CNTL, 9, 2,
409 HHI_VAPBCLK_CNTL, 25, 2,
/external/u-boot/arch/arm/include/asm/arch-meson/
Dclock-axg.h71 #define HHI_VAPBCLK_CNTL 0x1F4 macro
Dclock-g12a.h69 #define HHI_VAPBCLK_CNTL 0x1F4 macro
Dclock-gx.h62 #define HHI_VAPBCLK_CNTL 0x1F4 /* 0x7d offset in data sheet */ macro